

## 8-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The  $\mu$ PD78076, and 78078 are ideal for AV products.

Besides a high-speed, high-performance CPU, these microcontrollers have on-chip ROM, RAM, I/O ports, 8-bit resolution A/D converter, 8-bit resolution D/A converter, timer, serial interface, real-time output port, interrupt control, and various other peripheral hardware.

The  $\mu$ PD78P078 including a one-time PROM version or an EPROM version can operate in the same power supply voltage range as a mask ROM version, and various development tools are available.

The details of the functions are described in the following user's manuals. Be sure to read the documents before starting design.

$\mu$ PD78078, 78078Y Subseries User's Manual : U10641E

78K/0 Series User's Manual - Instructions : IEU-1372

## FEATURES

- Internal high-capacity ROM and RAM

Item Part Number	Program Memory (ROM)	Data Memory			Package
		Internal High-Speed RAM	Internal Buffer RAM	Internal Expansion RAM	
$\mu$ PD78076	48K bytes	1024 bytes	32 bytes	1024 bytes	100-pin plastic QFP
$\mu$ PD78078	60K bytes				100-pin plastic QFP (14 x 14 mm, resin thickness 1.45 mm)
					100-pin plastic LQFP <sup>Note</sup> (14 x 14 mm, resin thickness 1.40 mm)

**Note** Under development

- External memory expansion space : 64K bytes
- Instruction execution time can be changed from high-speed (0.4  $\mu$ s) to ultra-low-speed (122  $\mu$ s)
- I/O ports: 88 (N-ch open-drain : 8)
- 8-bit resolution A/D converter : 8 channels
- 8-bit resolution D/A converter : 2 channels
- Serial interface : 3 channels
  - 3-wire serial I/O, SBI or 2-wire serial I/O mode: 1 channel
  - 3-wire serial I/O mode : 1 channel
  - 3-wire serial I/O or UART mode : 1 channel
- Timer : 7 channels
- Supply voltage :  $V_{DD} = 1.8$  to 5.5 V

## APPLICATIONS

Cellular telephones, cordless telephones, printers, AV equipments, air conditioners, cameras, PPC, fuzzy-logic home appliances, vending machines, etc.

The information in this document is subject to change without notice.

★ ORDERING INFORMATION

Part Number	Package
μPD78076GF-xxx-3BA	100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)
μPD78076GC-xxx-7EA	100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)
μPD78076GC-xxx-8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm)
μPD78078GF-xxx-3BA	100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)
μPD78078GC-xxx-7EA	100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)
μPD78078GC-xxx-8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm)


Note Under development

Caution The μPD78076GC and μPD78078GC include two types of packages. Contact to an NEC sales representative for an available package.

Remark xxx indicates ROM code suffix.

★ 78K/0 SERIES DEVELOPMENT

The 78K/0 Series products are developed as shown below. The designations appearing inside the boxes are subseries names.



Note Under planning

★ The major functional differences among the subseries are shown below.

Subseries Name	Function	ROM Capacity	Timer				8-bit A/D	10-bit A/D	8-bit D/A	Serial Interface	I/O	V <sub>DD</sub> MIN. Value	External Expansion
			8-bit	16-bit	Watch	WDT							
Control	μPD78078	32 K-60 K	4ch	1ch	1ch	1ch	8ch	-	2ch	3ch (UART: 1ch)	88	1.8 V	Available
	μPD78070A	-									61		
	μPD780018	48 K-60 K	2ch	-	2ch (Time division 3-wire: 1ch)	88	1.8 V						
	μPD780058	24 K-60 K				68							
	μPD78058F	48 K-60 K				69	2.7 V						
	μPD78054	16 K-60 K				2.0 V							
	μPD780034	8 K-32 K				-	8ch	-	3ch (UART: 1ch, Time division 3-wire: 1ch)	51	1.8 V		
	μPD780024									8ch		-	
	μPD780964	3ch				Note	-	-	8ch	2ch (UART: 2ch)	47	2.7 V	
	μPD780924										8ch		
	μPD78014H										2ch	1ch	
	μPD78018F	8 K-60 K				-	-	-	-	1ch	39	-	
	μPD78014	8 K-32 K	53	Available									
	μPD780001	8 K	-		-	1ch	-	1ch (UART: 1ch)	33	1.8 V	-		
	μPD78002	8 K-16 K		8ch									
μPD78083	8 K-32 K	8ch	-	-	-	1ch (UART: 1ch)	33	1.8 V	-				
FIP drive	μPD780208	32 K-60 K	2ch	1ch	1ch	1ch	8ch	-	-	2ch	74	2.7 V	-
	μPD78044F	16 K-40 K									68		
	μPD78024	24 K-32 K									54		
LCD drive	μPD780308	48 K-60 K	2ch	1ch	1ch	1ch	8ch	-	-	3ch (Time division UART: 1ch)	57	2.0 V	-
	μPD78064B	32 K											
	μPD78064	16 K-32 K											
IEBus supported	μPD78098	32 K-60 K	2ch	1ch	1ch	1ch	8ch	-	2ch	3ch (UART: 1ch)	69	2.7 V	Available
	LV	μPD78P0914	32 K	6ch	-	-	1ch	8ch	-	2ch	54	4.5 V	Available

Note 10-bit timer: 1 channel


OVERVIEW OF FUNCTION

Part Number		μPD78076	μPD78078
Item			
Internal memory	ROM	48K bytes	60K bytes
	High-speed RAM	1024 bytes	
	Buffer RAM	32 bytes	
	Expansion RAM	1024 bytes	
Memory space		64K bytes	
General registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)	
Instruction cycle		On-chip instruction execution time selective function	
	When main system clock selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (at 5.0 MHz)	
	When subsystem clock selected	122 μs (at 32.768 kHz)	
Instruction set		<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiplication/division (8 bits × 8 bits, 16 bits + 8 bits)</li> <li>• Bit manipulation (set, reset, test, boolean operation)</li> <li>• BCD adjustment, etc.</li> </ul>	
I/O ports		Total : 88 • CMOS input : 2 • CMOS I/O : 78 • N-ch open-drain I/O : 8	
A/D converter		• 8-bit resolution × 8 channels	
D/A converter		• 8-bit resolution × 2 channels	
Serial interface		<ul style="list-style-type: none"> <li>• 3-wire serial I/O, SBI, or 2-wire serial I/O mode selectable: 1 channel</li> <li>• 3-wire serial I/O mode (on-chip max. 32-byte automatic transmit/receive function): 1 channel</li> <li>• 3-wire serial I/O or UART mode selectable: 1 channel</li> </ul>	
Timer		<ul style="list-style-type: none"> <li>• 16-bit timer/event counter : 1 channel</li> <li>• 8-bit timer/event counter : 4 channels</li> <li>• Watch timer : 1 channel</li> <li>• Watchdog timer : 1 channel</li> </ul>	
Timer output		5 (14-bit PWM output × 1, 8-bit PWM output × 2)	
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (at main system clock of 5.0 MHz) 32.768 kHz (at subsystem clock of 32.768 kHz)	
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (at main system clock of 5.0 MHz)	
Vectored interrupt factor	Maskable	Internal : 15 External : 7	
	Non-maskable	Internal : 1	
	Software	1	
Test input		Internal : 1 External : 1	
Supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V	
★ Package		<ul style="list-style-type: none"> <li>• 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)</li> <li>• 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)</li> <li>• 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm)<sup>****</sup></li> </ul>	

Note Under development


1. PIN CONFIGURATION (Top View)

- 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)
- μPD78076GF-xxx-3BA, 78078GF-xxx-3BA



- Cautions**
1. Connect IC (Internally Connected) pin directly to Vss.
  2. Connect AVDD pin to VDD.
  3. Connect AVSS pin to Vss.

- ★
  - 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)  
μPD78076GC-xxx-7EA, 78078GC-xxx-7EA
  - 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm)  
μPD78076GC-xxx-8EUNote, 78078GC-xxx-8EUNote




Note Under development

- Cautions
1. Connect IC (Internally Connected) pin directly to Vss.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.

P00 to P07	: Port0	TxD	: Transmit Data
P10 to P17	: Port1	ASCK	: Asynchronous Serial Clock
P20 to P27	: Port2	PCL	: Programmable Clock
P30 to P37	: Port3	BUZ	: Buzzer Clock
P40 to P47	: Port4	STB	: Strobe
P50 to P57	: Port5	BUSY	: Busy
P60 to P67	: Port6	AD0 to AD7	: Address/Data Bus
P70 to P72	: Port7	A0 to A15	: Address Bus
P80 to P87	: Port8	$\overline{RD}$	: Read Strobe
P90 to P96	: Port9	$\overline{WR}$	: Write Strobe
P100 to P103	: Port10	$\overline{WAIT}$	: Wait
P120 to P127	: Port12	ASTB	: Address Strobe
P130, P131	: Port13	X1, X2	: Crystal (Main System Clock)
RTP0 to RTP7	: Real-Time Output Port	XT1, XT2	: Crystal (Subsystem Clock)
INTP0 to INTP6	: Interrupt from Peripherals	RESET	: Reset
TI00, TI01	: Timer Input	ANI0 to ANI7	: Analog Input
TI1, TI2, TI5, TI6	: Timer Input	ANO0, ANO1	: Analog Output
TO0 to TO2, TO5, TO6	: Timer Output	AV <sub>DD</sub>	: Analog Power Supply
SB0, SB1	: Serial Bus	AV <sub>SS</sub>	: Analog Ground
SI0 to SI2	: Serial Input	AV <sub>REF0</sub> , AV <sub>REF1</sub>	: Analog Reference Voltage
SO0 to SO2	: Serial Output	V <sub>DD</sub>	: Power Supply
$\overline{SCK0}$ to $\overline{SCK2}$	: Serial Clock	V <sub>SS</sub>	: Ground
RxD	: Receive Data	IC	: Internally Connected

2. BLOCK DIAGRAM



**Remark** The internal ROM capacity depends on the product.



3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Shared by:
P00	Input	Port 0 8-bit I/O port	Input only	Input	INTP0/TI00
P01	Input/ output		Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.	Input	INTP1/TI01
P02					INTP2
P03					INTP3
P04					INTP4
P05					INTP5
P06					INTP6
P07 <sup>Note 1</sup>	Input		Input only	Input	XT1
P10 to P17	Input/ output	Port 1 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. <sup>Note 2</sup>	Input	ANI0 to ANI7	
P20	Input/ output	Port 2 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.	Input	SI1	
P21				SO1	
P22				SCK1	
P23				STB	
P24				BUSY	
P25				SI0/SB0	
P26				SO0/SB1	
P27				SCK0	
P30	Input/ output	Port 3 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.	Input	TC0	
P31				TC1	
P32				TC2	
P33				TI1	
P34				TI2	
P35				PCL	
P36				BUZ	
P37				—	
P40 to P47	Input/ output	Port 4 8-bit input/output port Input/output can be specified in 8-bit units. When used as an input port, on-chip pull-up resistor can be used by software. Test input flag (KRIF) is set to 1 by falling edge detection.	Input	AD0 to AD7	

- Notes**
1. When using the P07/XT1 pin as an input port, set 1 to bit 6 (FRC) of the processor clock control register (PCC). (Do not use the on-chip feedback resistor of the subsystem clock oscillator.)
  2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, on-chip pull-up resistor is automatically disconnected.

3.1 Port Pins (2/2)

Pin Name	I/O	Function		After Reset	Shared by:		
P50 to P57	Input/output	Port 5 8-bit input/output port LED can be driven directly. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	A8 to A15		
P60	Input/output	Port 6 8-bit input/output port Input/output can be specified bit-wise.	N-ch open-drain input/output port. On-chip pull-up resistor can be specified by mask option. LED can be driven directly.	Input	---		
P61							
P62							
P63							
P64			When used as an input port, on-chip pull-up resistor can be used by software.			Input	$\overline{RD}$
P65							$\overline{WR}$
P66							WAIT
P67			ASTB				
P70	Input/output	Port 7 3-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	$\overline{SI2/RxD}$		
P71					$\overline{SO2/TxD}$		
P72					$\overline{SCK2/ASCK}$		
P80 to P87	Input/output	Port 8 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	A0 to A7		
P90	Input/output	Port 9 7-bit input/output port Input/output can be specified bit-wise.	N-ch open-drain input/output port. On-chip pull-up resistor can be specified by mask option. LED can be driven directly.	Input	---		
P91							
P92							
P93			When used as an input port, on-chip pull-up resistor can be used by software.				
P94							
P95							
P96							
P100	Input/output	Port 10 4-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	T15/TO5		
P101					T16/TO6		
P102, P103					---		
P120 to P127	Input/output	Port 12 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	RTP0 to RTP7		
P130, P131	Input/output	Port 13 2-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	ANO0, ANO1		

3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Shared by:
INTP0	Input	External interrupt input by which the active edge (rising edge, falling edge, or both rising and falling edges) can be specified.	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial interface serial data input	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	Input /output	Serial interface serial data input/output	Input	P25/SI0
SB1				P26/SO0
SCK0	Input /output	Serial interface serial clock input/output	Input	P27
SCK1				P22
SCK2				P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24
RxD	Input	Asynchronous serial interface serial data input	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input	Input	P72/SCK2
TI00	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1)		P33
TI2		External count clock input to 8-bit timer (TM2)		P34
TI5		External count clock input to 8-bit timer (TM5)		P100/TO5
TI6		External count clock input to 8-bit timer (TM6)		P101/TO6
TO0	Output	16-bit timer output (also used for 14-bit PWM output)	Input	P30
TO1		8-bit timer output		P31
TO2				P32
TO5		8-bit timer output (also used for 8-bit PWM output)		P101/TI5
TO6				P101/TI6
PCL	Output	Clock output (for main system clock, subsystem clock trimming)	Input	P35
BUZ	Output	Buzzer output	Input	P36

3.2 Non-port Pins (2/2)

Pin Name	I/O	Function	After Reset	Shared by:
RTP0 to RTP7	Output	Real-time output port by which data is output in synchronization with a trigger.	Input	P120 to P127
AD0 to AD7	Input /output	Low-order address/data bus at external memory expansion	Input	P40 to P47
A0 to A7	Output	Low-order address bus at external memory expansion	Input	P80 to P87
A8 to A15	Output	High-order address bus at external memory expansion	Input	P50 to P57
$\overline{RD}$	Output	External memory read operation strobe signal output	Input	P64
$\overline{WR}$		External memory write operation strobe signal output		P65
$\overline{WAIT}$	Input	Wait insertion at external memory access	Input	P66
ASTB	Output	Strobe output which externally latches the address information output to ports 4, 5 and 8 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output	Input	P130, P131
AVREF0	Input	A/D converter reference voltage input	—	—
AVREF1	Input	D/A converter reference voltage input	—	—
AVDD	—	A/D converter analog power supply. Connect to VDD	—	—
AVSS	—	A/D converter ground potential. Connect to VSS	—	—
$\overline{RESET}$	Input	System reset input	—	—
X1	Input	Main system clock oscillation crystal connection	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection	Input	P07
XT2	—		—	—
VDD	—	Positive power supply	—	—
VSS	—	Ground potential	—	—
IC	—	Internal connection. Connect directly to VSS.	—	—

**3.3 Pin I/O Circuits and Recommended Connection of Unused Pins**

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

**Table 3-1. Types of Pin Input/Output Circuits (1/2)**

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins		
P00/INTP0/TI00	2	Input	Connect to V <sub>SS</sub> .		
P01/INTP1/TI01	8-A	Input/output	Connect to V <sub>SS</sub> via a resistor individually.		
P02/INTP2					
P03/INTP3					
P04/INTP4					
P05/INTP5					
P06/INTP6					
P07/XT1	16	Input	Connect to V <sub>DD</sub> .		
P10/ANI0 to P17/ANI7	11	Input/output	Connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor individually.		
P20/SI1	8-A				
P21/SO1	5-A				
P22/SCK1	8-A				
P23/STB	5-A				
P24/BUSY	8-A				
P25/SI0/SB0	10-A				
P26/SO0/SB1					
P27/SCK0					
P30/TO0	5-A				
P31/TO1					
P32/TO2					
P33/TI1	8-A				
P34/TI2					
P35/PCL	5-A				
P36/BUZ					
P37					
P40/AD0 to P47/AD7				5-E	Input/output
P50/A8 to P57/A15	5-A			Input/output	Connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor individually.
P60 to P63	13-B			Input/output	Connect to V <sub>DD</sub> via a resistor individually.
P64/RD	5-A	Input/output	Connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor individually.		
P65/WR					
P66/WAIT					
P67/ASTB					

Table 3-1. Types of Pin Input/Output Circuits (2/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins
P70/SI2/RxD	8-A	Input/output	Connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor individually.
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P80/A0 to P87/A7	5-A		
P90 to P93	13-B	Input/output	Connect to V <sub>DD</sub> via a resistor individually.
P94 to P96	5-A	Input/output	Connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor individually.
P100/TI5/TO5	8-A		
P101/TI6/TO6			
P102, P103	5-A		
P120/RTP0 to P127/RTP7			
P130/ANO0, P131/ANO1	12-A	Input/output	Connect to V <sub>SS</sub> via a resistor individually.
RESET	2	Input	—
XT2	16	—	Leave open.
AV <sub>REF0</sub>	—		Connect to V <sub>SS</sub> .
AV <sub>REF1</sub>			Connect to V <sub>DD</sub>
AV <sub>DD</sub>			
AV <sub>SS</sub>			Connect to V <sub>SS</sub> .
IC			Connect directly to V <sub>SS</sub> .

Figure 3-1. Pin Input/Output Circuits (1/2)





Figure 3-1. Pin Input/Output Circuits (2/2)






4. MEMORY SPACE

The memory map of the μPD78076 and 78078 is shown in Figure 4-1.

Figure 4-1. Memory Map



- Notes**
1. If external device expansion functions are to be employed for the μPD78078, set the size of the internal ROM to below 56 Kbytes using the memory size switching register (IMS).
  2. The internal ROM capacity depends on the product (see the following table).

Part Number	Internal ROM Last Address
	nnnnH
μPD78076	BFFFH
μPD78078	EFFFH

## 5. PERIPHERAL HARDWARE FUNCTIONS

### 5.1 Ports

Input/output ports are classified into three types.

• CMOS input (P00, P07)	: 2
• CMOS input/output (P01 to P06, Port 1 to 5, P64 to P67, Port 7, Port 8, P94 to P96, Port 10, Port 12, Port 13)	: 78
• N-ch open-drain input/output (P60 to P63, P90 to P93)	: 8
Total	: 88

Table 5-1. Functions of Ports

Port Name	Pin Name	Function
Port 0	P00, P07	Input only
	P01 to P06	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 1	P10 to P17	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 2	P20 to P27	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 3	P30 to P37	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 4	P40 to P47	Input/output port. Input/output can be specified in 8-bit units. When used as an input port, on-chip pull-up resistor can be used by software. The test input flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. LED can be driven directly.
Port 6	P60 to P63	N-ch open-drain input/output port. Input/output can be specified bit-wise. On-chip pull-up resistor can be used by mask option. LED can be driven directly.
	P64 to P67	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 7	P70 to P72	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 8	P80 to P87	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 9	P90 to P93	N-ch open-drain input/output port. Input/output can be specified bit-wise. On-chip pull-up resistor can be used by mask option. LED can be driven directly.
	P94 to P96	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 10	P100 to P103	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 12	P120 to P127	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.
Port 13	P130, P131	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.


**5.2 Clock Generator**

There are two kinds of clock generators: main system and subsystem clock generators.

It is possible to change the instruction execution time.

- 0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (at main system clock frequency of 5.0 MHz)
- 122 μs (at subsystem clock frequency of 32.768 kHz)

**Figure 5-1. Clock Generator Block Diagram**



**5.3 Timer/Event Counter**

There are the following seven timer/event counter channels:

- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 4 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

**Table 5-2. Types and Functions of Timer/Event Counters**

		16-bit Timer/Event Counter	8-bit Timer/Event Counter 1, 2	8-bit Timer/Event Counter 5, 6	Watch Timer	Watchdog Timer
Type	Interval timer	1 channel	2 channels	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	2 channels	—	—
Function	Timer output	1 output	2 outputs	2 outputs	—	—
	PWM output	1 output	—	2 outputs	—	—
	Pulse width measurement	2 inputs	—	—	—	—
	Square wave output	1 output	2 outputs	2 outputs	—	—
	One-shot pulse output	1 output	—	—	—	—
	Interrupt request	2	2	2	1	1
	Test input	—	—	—	1 input	—

Figure 5-2. 16-Bit Timer/Event Counter Block Diagram




Figure 5-3. 8-Bit Timer/Event Counter 1, 2 Block Diagram




Figure 5-4. 8-Bit Timer/Event Counter 5, 6 Block Diagram




Figure 5-5. Watch Timer Block Diagram





Figure 5-6. Watchdog Timer Block Diagram




**5.4 Clock Output Control Circuit**

This circuit can output clocks of the following frequencies:

- 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (at main system clock frequency of 5.0 MHz)
- 32.768 kHz (at subsystem clock frequency of 32.768 kHz)

**Figure 5-7. Clock Output Control Circuit Block Diagram**




**5.5 Buzzer Output Control Circuit**

This circuit can output clocks of the following frequencies that can be used for driving buzzers:

- 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (at main system clock frequency of 5.0 MHz)

**Figure 5-8. Buzzer Output Control Circuit Block Diagram**




**5.6 A/D Converter**

The A/D converter consists of eight 8-bit resolution channels.

A/D conversion can be started by the following two methods:

- Hardware starting
- Software starting

**Figure 5-9. A/D Converter Block Diagram**




**5.7 D/A Converter**

The D/A converter consists of two 8-bit resolution channels.

The conversion method is the R-2R resistor ladder method.



Figure 5-10. D/A Converter Block Diagram



n = 0, 1  
 m = 4, 5  
 x = 1, 2

5.8 Serial Interfaces

There are the following three on-chip serial interface channels synchronous with the clock:

- Serial interface channel 0
- Serial interface channel 1
- Serial interface channel 2

Table 5-3. Types and Functions of Serial Interfaces

Function	Serial Interface Channel 0	Serial Interface Channel 1	Serial Interface Channel 2
3-wire serial I/O mode	Available (MSB/LSB-first switching possible)	Available (MSB/LSB-first switching possible)	Available (MSB/LSB-first switching possible)
3-wire serial I/O mode with automatic data transmit/receive function	—	Available (MSB/LSB-first switching possible)	—
2-wire serial I/O mode	Available (MSB first)	—	—
SBI mode	Available (MSB first)	—	—
Asynchronous serial interface (UART) mode	—	—	Available (On-chip dedicated baud rate generator)

Figure 5-11. Serial Interface Channel 0 Block Diagram




Figure 5-12. Serial Interface Channel 1 Block Diagram





Figure 5-13. Serial Interface Channel 2 Block Diagram




5.9 Real-Time Output Port

Data set previously in the real-time output buffer is transferred to the output latch by hardware concurrently with timer interrupt or external interrupt generation in order to output to off-chip. This is a real-time output function. Pins used to output to off-chip are called real-time output ports.

By using a real-time output port, a signal which has no jitter can be output. This is most applicable to control of stepping motor, etc.

Figure 5-14. Real-Time Output Port Block Diagram



6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

6.1 Interrupt Functions

A total of 24 interrupt functions are provided, divided into the following three types.

- Non-maskable interrupt : 1
- Maskable interrupt : 22
- Software interrupt : 1


Table 6-1. List of Interrupt Factors

Interrupt Type	Default Priority <sup>Note 1</sup>	Interrupt Factor		Internal/External	Vector Table Address	Basic Configuration Type <sup>Note 2</sup>
		Name	Trigger			
Non-maskable	—	INTWDT	Overflow of watchdog timer (When the watchdog timer mode 1 is selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Overflow of watchdog timer (When the interval timer mode is selected)		External	0006H
	1	INTP0	Pin input edge detection	0008H		(D)
	2	INTP1		000AH		
	3	INTP2		000CH		
	4	INTP3		000EH		
	5	INTP4		0010H		
	6	INTP5		0012H		
	7	INTP6				
	8	INTCSI0		Completion of serial interface channel 0 transfer	Internal	
	9	INTCSI1	Completion of serial interface channel 1 transfer	0016H		
	10	INTSER	Occurrence of serial interface channel 2 UART reception error	0018H		
	11	INTSR	Completion of serial interface channel 2 UART reception	001AH		
		INTCSI2	Completion of serial interface channel 2 3-wire transfer			
	12	INTST	Completion of serial interface channel 2 UART transmission	001CH		
	13	INTTM3	Reference interval signal from watch timer	001EH		
	14	INTTM00	Generation of matching signal of 16-bit timer register and capture/compare register (CR00)	0020H		
	15	INTTM01	Generation of matching signal of 16-bit timer register and capture/compare register (CR01)	0022H		
	16	INTTM1	Generation of matching signal of 8-bit timer/event counter 1	0024H		
	17	INTTM2	Generation of matching signal of 8-bit timer/event counter 2	0026H		
	18	INTAD	Completion of A/D conversion	0028H		
19	INTTM5	Generation of matching signal of 8-bit timer/event counter 5	002AH			
20	INTTM6	Generation of matching signal of 8-bit timer/event counter 6	002CH			
Software	—	BRK	Execution of BRK instruction	—	003EH	(E)


- Notes**
1. Default priority is the priority order when several maskable interrupts are generated at the same time. 0 is the highest order and 20 is the lowest order.
  2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Interrupt Function Basic Configuration (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 6-1. Interrupt Function Basic Configuration (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software Interrupt



- IF : Interrupt request flag
- E : Interrupt enable flag
- ISP : In-service priority flag
- MK : Interrupt mask flag
- PR : Priority specification flag


6.2 Test Functions

Table 6-2 shows the two test functions available.

Table 6-2. Test Input Factors

Test Input Factor		Internal/ External
Name	Trigger	
INTWT	Overflow of watch timer	Internal
INTPT4	Detection of falling edge of port 4	External

Figure 6-2. Basic Configuration of Test Function



IF : Test input flag  
 MK : Test mask flag

### 7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion functions connect external devices to areas other than the internal ROM, RAM and SFR.

External devices connection uses ports 4 to 6 and port 8.

The external device expansion function has the following two modes:


- Separate bus mode : External devices are connected by using an independent address bus and data bus. Because an external latch circuit is not necessary, this mode is effective for reducing the number of components and the mounting area on a printed wiring board.
- Multiplexed bus mode : External devices are connected by using a time-division multiplexed address/data bus. This mode is useful for reducing the number of ports used when external devices are connected.

### 8. STANDBY FUNCTION

The standby function intends to reduce current consumption. It has the following two modes:

- HALT mode : In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode : In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, and only the subsystem clock is used for extremely small power consumption.

Figure 8-1. Standby Function



**Note** Current consumption is reduced by stopping the main system clock.

If the CPU is operating on the subsystem clock, stop the main system clock by setting MCC (bit 7 in the processor clock control register (PCC)). The STOP instruction cannot be used.

**Caution** When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.



## 9. RESET FUNCTION

There are the following two reset methods.

- External reset input by  $\overline{\text{RESET}}$  pin
- Internal reset by watchdog timer runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand	#byte	A	r <sup>Note</sup>	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	\$addr16	1	None
1st Operand													
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
X													MULU
C													DIVUW

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand \ 1st Operand	#word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

**Note** Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand \ 1st Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instructions/Branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand \ 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

11. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit	
Supply voltage	V <sub>DD</sub>		-0.3 to +7.0	V	
	AV <sub>DD</sub>		-0.3 to V <sub>DD</sub> +0.3	V	
	AV <sub>REF0</sub>		-0.3 to V <sub>DD</sub> +0.3	V	
	AV <sub>REF1</sub>		-0.3 to V <sub>DD</sub> +0.3	V	
	AV <sub>SS</sub>		-0.3 to +0.3	V	
Input voltage	V <sub>I1</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, X1, X2, XT2, RESET	-0.3 to V <sub>DD</sub> +0.3	V	
	V <sub>I2</sub>	P60 to P63, P90 to P93	N-ch open-drain	-0.3 to +16	V
Output voltage	V <sub>O</sub>		-0.3 to V <sub>DD</sub> +0.3	V	
Analog input voltage	V <sub>AN</sub>	P10 to P17	Analog input pin	AV <sub>SS</sub> -0.3 to AV <sub>REF0</sub> +0.3	V
High-level output current	I <sub>OH</sub>	1 pin		-10	mA
		P30 to P37, P56, P57, P60 to P67, P90 to P96, P100 to P103, P120 to P127 total		-15	mA
		P01 to P06, P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P80 to P87, P130, P131 total		-15	mA
Low-level output current	I <sub>OL</sub> Note	1 pin	Peak value	30	mA
			RMS	15	mA
		P50 to P55 total	Peak value	100	mA
			RMS	70	mA
		P56, P57, P60 to P63 total	Peak value	100	mA
			RMS	70	mA
		P30 to P37, P64 to P67, P90 to P96, P100 to P103, P120 to P127 total	Peak value	100	mA
			RMS	70	mA
		P20 to P27, P40 to P47, P80 to P87 total	Peak value	50	mA
			RMS	20	mA
		P01 to P06, P10 to P17, P70 to P72, P130, P131 total	Peak value	50	mA
			RMS	20	mA
		Operating ambient temperature	T <sub>A</sub>		-40 to +85
Storage temperature	T <sub>stg</sub>		-65 to +150	°C	

Note RMS should be calculated as follows: [RMS] = [Peak value] × √duty

**Caution** Product quality may suffer if the absolute maximum ratings are exceeded for even a single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

**Remark** The characteristics of the shared pins are the same as those of the port pins unless otherwise specified.

CAPACITANCE (T<sub>A</sub> = 25 °C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz Unmeasured pins returned to 0 V				15	pF
Input/output capacitance	C <sub>IO</sub>	f = 1 MHz Unmeasured pins returned to 0 V	P01 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131			15	pF
			P60 to P63, P90 to P93			20	pF

**Remark** The characteristics of the shared pins are the same as those of the port pins unless otherwise specified.

MAIN SYSTEM CLOCK OSCILLATION CIRCUIT CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f <sub>x</sub> ) <i>Note 1</i>	V <sub>DD</sub> = Oscillation voltage range	1.0		5.0	MHz
		Oscillation stabilization time <i>Note 2</i>	After V <sub>DD</sub> reaches oscillation voltage range MIN.			4	ms
Crystal resonator		Oscillation frequency (f <sub>x</sub> ) <i>Note 1</i>		1.0		5.0	MHz
		Oscillation stabilization time <i>Note 2</i>	V <sub>DD</sub> = 4.5 to 5.5 V			10 30	ms
External clock		X1 input frequency (f <sub>x</sub> ) <i>Note 1</i>		1.0		5.0	MHz
		X1 input high/low-level width (t <sub>H</sub> , t <sub>L</sub> )			85		500

**Notes** 1. Indicates only oscillation circuit characteristics. Refer to **AC CHARACTERISTICS** for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

**Cautions** 1. When using the main system clock oscillation circuit, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
  - Wiring should not cross other signal lines.
  - Wiring should not be placed close to a varying high current.
  - The potential of the oscillation circuit capacitor ground should always be the same as that of V<sub>SS</sub>.
  - Do not ground wiring to a ground pattern in which a high current flows.
  - Do not fetch a signal from the oscillation circuit.
2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

**SUBSYSTEM CLOCK OSCILLATION CIRCUIT CHARACTERISTICS** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 1.8$  to  $5.5$  V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency ( $f_{XT}$ ) <b>Note 1</b>		32	32.768	35	kHz
		Oscillation stabilization time <b>Note 2</b>	$V_{DD} = 4.5$ to $5.5$ V		1.2	2	s
External clock		XT1 input frequency ( $f_{XT}$ ) <b>Note 1</b>		32		100	kHz
		XT1 input high/low-level width ( $t_{XTH}$ , $t_{XTL}$ )		5		15	μs

**Notes** 1. Indicates only oscillation circuit characteristics. Refer to **AC CHARACTERISTICS** for instruction execution time.

2. Time required to stabilize oscillation after  $V_{DD}$  reaches oscillation voltage range MIN.

**Cautions** 1. **When using the subsystem clock oscillation circuit, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.**

- **Wiring should be as short as possible.**
  - **Wiring should not cross other signal lines.**
  - **Wiring should not be placed close to a varying high current.**
  - **The potential of the oscillation circuit capacitor ground should always be the same as that of  $V_{SS}$ .**
  - **Do not ground wiring to a ground pattern in which a high current flows.**
  - **Do not fetch a signal from the oscillation circuit.**
2. **The subsystem clock oscillation circuit is designed to be a circuit with a low amplification level, for low power consumption more prone to misoperation due to noise than that of the main system clock. Therefore, when using the subsystem clock, take special cautions for wiring methods.**

## ★ Recommended Oscillator Constant

Main System Clock : Ceramic Resonator ( $T_A = -45$  to  $+85$  °C)

Manufacturer	Part number	Frequency	Recommended circuit constant			Oscillation voltage range		Remarks
			C1 (pF)	C2 (pF)	R1 (k $\Omega$ )	MIN. (V)	MAX. (V)	
TDK	CCR1000K2	1.00 MHz	150	150	0	2.0	5.5	Surface mount type
	CCR4.0MC3	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Surface mount type
	FCR4.0MC5	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Insertion type
	CCR5.00MC3	5.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Surface mount type
	FCR5.00MC5	5.00 MHz	On-chip	On-chip	0	2.0	5.5	On-chip capacitor Insertion type
Murata Mfg. Co., Ltd.	CSB1000J	1.00 MHz	100	100	5.6	2.2	5.5	Insertion type
	CSA2.00MG040	2.00 MHz	100	100	0	1.9	5.5	Insertion type
	CST2.00MG040	2.00 MHz	On-chip	On-chip	0	1.9	5.5	On-chip capacitor Insertion type
	CSA4.00MG	4.00 MHz	30	30	0	1.8	5.5	Insertion type
	CST4.00MGW	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Insertion type
	CSA5.00MG	5.00 MHz	30	30	0	2.0	5.5	Insertion type
	CST5.00MGW	5.00 MHz	On-chip	On-chip	0	2.0	5.5	On-chip capacitor Insertion type

Main System Clock : Ceramic Resonator ( $T_A = -20$  to  $+80$  °C)

Manufacturer	Part number	Frequency	Recommended circuit constant			Oscillation voltage range		Remarks
			C1 (pF)	C2 (pF)	R1 (k $\Omega$ )	MIN. (V)	MAX. (V)	
Kyocera Corporation	KBR-1000F	1.00 MHz	150	150	0	2.3	5.5	Insertion type
	KBR-2.0MS	2.00 MHz	82	82	0	2.4	5.5	Insertion type
	PBRC4.00A	4.00 MHz	33	33	0	2.4	5.5	Surface mount type
	PBRC4.00B	4.00 MHz	On-chip	On-chip	0	2.4	5.5	On-chip capacitor Surface mount type
	KBR-4.00MSA	4.00 MHz	33	33	0	2.4	5.5	Insertion type
	KBR-4.00MKS	4.00 MHz	On-chip	On-chip	0	2.4	5.5	On-chip capacitor Insertion type
	PBRC5.00A	5.00 MHz	33	33	0	1.8	5.5	Surface mount type
	PBRC5.00B	5.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Surface mount type
	KBR-5.00MSA	5.00 MHz	33	33	0	1.8	5.5	Insertion type
KBR-5.00MKS	5.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Insertion type	

**Caution** The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the mounting circuit. For details, please contact directly the manufacturer of the resonator you will use.



DC CHARACTERISTICS ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 1.8$  to  $5.5$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
High-level input voltage	$V_{IH1}$	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P80 to P87, P94 to P96, P102, P103, P120 to P127, P130, P131	$V_{DD} = 2.7$ to $5.5$ V	$0.7V_{DD}$		$V_{DD}$	V
				$0.8V_{DD}$		$V_{DD}$	V
	$V_{IH2}$	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, P100, P101, RESET	$V_{DD} = 2.7$ to $5.5$ V	$0.8V_{DD}$		$V_{DD}$	V
				$0.85V_{DD}$		$V_{DD}$	V
	$V_{IH3}$	P60 to P63, P90 to P93 (N-ch open-drain)	$V_{DD} = 2.7$ to $5.5$ V	$0.7V_{DD}$		15	V
				$0.8V_{DD}$		15	V
	$V_{IH4}$	X1, X2	$V_{DD} = 2.7$ to $5.5$ V	$V_{DD}-0.5$		$V_{DD}$	V
				$V_{DD}-0.2$		$V_{DD}$	V
	$V_{IH5}$	XT1/P07, XT2	$4.5$ V $\leq V_{DD} \leq 5.5$ V	$0.8V_{DD}$		$V_{DD}$	V
			$2.7$ V $\leq V_{DD} < 4.5$ V	$0.9V_{DD}$		$V_{DD}$	V
<b>Note</b>			$0.9V_{DD}$		$V_{DD}$	V	
Low-level input voltage	$V_{IL1}$	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P80 to P87, P94 to P96, P102, P103, P120 to P127, P130, P131	$V_{DD} = 2.7$ to $5.5$ V	0		$0.3V_{DD}$	V
				0		$0.2V_{DD}$	V
	$V_{IL2}$	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, P100, P101, RESET	$V_{DD} = 2.7$ to $5.5$ V	0		$0.2V_{DD}$	V
				0		$0.15V_{DD}$	V
	$V_{IL3}$	P60 to P63, P90 to P93 (N-ch open-drain)	$4.5$ V $\leq V_{DD} \leq 5.5$ V	0		$0.3V_{DD}$	V
			$2.7$ V $\leq V_{DD} < 4.5$ V	0		$0.2V_{DD}$	V
				0		$0.1V_{DD}$	V
	$V_{IL4}$	X1, X2	$V_{DD} = 2.7$ to $5.5$ V	0		0.4	V
				0		0.2	V
	$V_{IL5}$	XT1/P07, XT2	$4.5$ V $\leq V_{DD} \leq 5.5$ V	0		$0.2V_{DD}$	V
$2.7$ V $\leq V_{DD} < 4.5$ V			0		$0.1V_{DD}$	V	
<b>Note</b>			0		$0.1V_{DD}$	V	
High-level output voltage	$V_{OH}$	$V_{DD} = 4.5$ to $5.5$ V, $I_{OH} = -1$ mA	$V_{DD}-1.0$			V	
		$I_{OH} = -100$ $\mu$ A	$V_{DD}-0.5$			V	
Low-level output voltage	$V_{OL1}$	P50 to P57, P60 to P63, P90 to P93	$V_{DD} = 4.5$ to $5.5$ V, $I_{OL} = 15$ mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131	$V_{DD} = 4.5$ to $5.5$ V, $I_{OL} = 1.6$ mA			0.4	V
	$V_{OL2}$	SB0, SB1, SCK0	$V_{DD} = 4.5$ to $5.5$ V, open-drain, at pulled-up ( $R = 1$ k $\Omega$ )			$0.2V_{DD}$	V
	$V_{OL3}$	$I_{OL} = 400$ $\mu$ A				0.5	V

**Note** For use as P07, use an inverter to input the inverted phase of P07 to the XT2 pin.

**Remark** The characteristics of the shared pins are the same as those of the port pins unless otherwise specified.

DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
High-level input leakage current	I <sub>IHI1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, <u>RESET</u>			3	μA
	I <sub>IHI2</sub>		X1, X2, XT1/P07, XT2			20	μA
	I <sub>IHI3</sub>	V <sub>IN</sub> = 15 V	P60 to P63, P90 to P93			80	μA
Low-level input leakage current	I <sub>ILI1</sub>	V <sub>IN</sub> = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, <u>RESET</u>			-3	μA
	I <sub>ILI2</sub>		X1, X2, XT1/P07, XT2			-20	μA
	I <sub>ILI3</sub>		P60 to P63, P90 to P93			-3 <sup>Note 1</sup>	μA
High-level output leakage current	I <sub>ILOH</sub>	V <sub>OJIT</sub> = V <sub>DD</sub>				3	μA
Low-level output leakage current	I <sub>ILOL</sub>	V <sub>OJIT</sub> = 0 V				-3	μA
Mask option pull-up resistor	R <sub>1</sub>	V <sub>IK</sub> = 0 V, P60 to P63, P90 to P93		20	40	90	kΩ
Software pull-up resistor <sup>Note 2</sup>	R <sub>2</sub>	V <sub>IN</sub> = 0 V, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	15	40	90	kΩ
			2.7 V ≤ V <sub>DD</sub> ≤ 4.5 V	20		500	kΩ

**Notes** 1. When the pull-up resistors are not connected to P60 to P63 and P90 to P93 (specified by mask option), a low-level input leakage current of -200 μA (MAX.) flows only for 1.5 clocks (without wait) after a read instruction has been executed to port 6 (P6), port mode register 6 (PM6), port 9 (P9), or port mode register 9 (PM9).

The current is -3 μA (MAX.) when other than 1.5 clocks after the read instruction has been executed.

2. A software pull-up resistor can be used only in the range of V<sub>DD</sub> = 2.7 to 5.5 V.

**Remark** The characteristics of the shared pins are the same as those of the port pins unless otherwise specified.

DC CHARACTERISTICS ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 1.8$  to  $5.5$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Power supply current <b>Note 1</b>	I <sub>DD1</sub>	5.0 MHz crystal oscillation operating mode ( $f_{XX} = 2.5$ MHz) <b>Note 2</b>	$V_{DD} = 5.0$ V $\pm$ 10 % <b>Note 5</b>		4.5	13.5	mA
			$V_{DD} = 3.0$ V $\pm$ 10 % <b>Note 6</b>		0.7	2.1	mA
			$V_{DD} = 2.0$ V $\pm$ 10 % <b>Note 6</b>		0.4	1.2	mA
		5.0 MHz crystal oscillation operating mode ( $f_{XX} = 5.0$ MHz) <b>Note 3</b>	$V_{DD} = 5.0$ V $\pm$ 10 % <b>Note 5</b>		8.0	24.0	mA
			$V_{DD} = 3.0$ V $\pm$ 10 % <b>Note 6</b>		0.9	2.7	mA
			$V_{DD} = 2.0$ V $\pm$ 10 %				
	I <sub>DD2</sub>	5.0 MHz crystal oscillation HALT mode ( $f_{XX} = 2.5$ MHz) <b>Note 2</b>	$V_{DD} = 5.0$ V $\pm$ 10 %		1.4	4.2	mA
			$V_{DD} = 3.0$ V $\pm$ 10 %		0.5	1.5	mA
			$V_{DD} = 2.0$ V $\pm$ 10 %		280	840	$\mu$ A
		5.0 MHz crystal oscillation HALT mode ( $f_{XX} = 5.0$ MHz) <b>Note 3</b>	$V_{DD} = 5.0$ V $\pm$ 10 %		1.6	4.8	mA
			$V_{DD} = 3.0$ V $\pm$ 10 %		0.65	1.95	mA
			$V_{DD} = 2.0$ V $\pm$ 10 %				
I <sub>DD3</sub>	32.768 kHz crystal oscillation operating mode <b>Note 4</b>	$V_{DD} = 5.0$ V $\pm$ 10 %		60	120	$\mu$ A	
		$V_{DD} = 3.0$ V $\pm$ 10 %		32	64	$\mu$ A	
		$V_{DD} = 2.0$ V $\pm$ 10 %		24	48	$\mu$ A	
I <sub>DD4</sub>	32.768 kHz crystal oscillation HALT mode <b>Note 4</b>	$V_{DD} = 5.0$ V $\pm$ 10 %		25	55	$\mu$ A	
		$V_{DD} = 3.0$ V $\pm$ 10 %		5	15	$\mu$ A	
		$V_{DD} = 2.0$ V $\pm$ 10 %		2.5	12.5	$\mu$ A	
I <sub>DD5</sub>	XT1 = V <sub>DD</sub> : STOP mode When feedback resistor is used	$V_{DD} = 5.0$ V $\pm$ 10 %		1	30	$\mu$ A	
		$V_{DD} = 3.0$ V $\pm$ 10 %		0.5	10	$\mu$ A	
		$V_{DD} = 2.0$ V $\pm$ 10 %		0.3	10	$\mu$ A	
I <sub>DD6</sub>	XT1 = V <sub>DD</sub> : STOP mode When feedback resistor is unused	$V_{DD} = 5.0$ V $\pm$ 10 %		0.1	30	$\mu$ A	
		$V_{DD} = 3.0$ V $\pm$ 10 %		0.05	10	$\mu$ A	
		$V_{I/O} = 2.0$ V $\pm$ 10 %		0.05	10	$\mu$ A	

**Notes 1.** The  $AV_{REF0}$ ,  $AV_{REF1}$ ,  $AV_{DD}$  currents and port current (including a current flowing in the on-chip pull-up resistor) are not included.

2. Operation with  $f_{XX} = f_X/2$  (when oscillation mode select register (OSMS) is set to 00H)
3. Operation with  $f_{XX} = f_X$  (when oscillation mode select register (OSMS) is set to 01H)
4. When the main system clock is halted
5. Operating in high-speed mode (when the processor clock control register (PCC) is set to 00H).
6. Operating in low-speed mode (when the processor clock control register (PCC) is set to 04H).

**Remarks 1.** The characteristics of the shared pins are the same as those of the port pins unless otherwise specified.

2.  $f_{XX}$ : Main system clock frequency ( $f_X$  or  $f_X/2$ )
3.  $f_X$ : Main system clock oscillation frequency

AC CHARACTERISTICS


(1) BASIC OPERATION (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Cycle time (Min. instruction execution time)	T <sub>cy</sub>	Operating on main system clock	f <sub>xx</sub> = f <sub>x</sub> /2 <sup>Note 1</sup>	V <sub>DD</sub> = 2.7 to 5.5 V	0.8		64	μs
					2.0		64	μs
			f <sub>xx</sub> = f <sub>x</sub> <sup>Note 2</sup>	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.4		32	μs
				2.7 V ≤ V <sub>DD</sub> < 3.5 V	0.8		32	μs
		Operating on subsystem clock		40	122	125	μs	
T100 input high/ low-level width	t <sub>TH00</sub> , t <sub>TL00</sub>	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		2/f <sub>sam</sub> + 0.1 <sup>Note 3</sup>			μs	
		2.7 V ≤ V <sub>DD</sub> < 3.5 V		2/f <sub>sam</sub> + 0.2 <sup>Note 3</sup>			μs	
				2/f <sub>sam</sub> + 0.5 <sup>Note 3</sup>			μs	
T101 input high/ low-level width	t <sub>TH01</sub> , t <sub>TL01</sub>	V <sub>DD</sub> = 2.7 to 5.5 V		10			μs	
				20			μs	
T11, T12, T15, T16 input frequency	f <sub>T11</sub>	V <sub>DD</sub> = 4.5 to 5.5 V		0		4	MHz	
				0		275	kHz	
T11, T12, T15, T16 input high/ low-level width	t <sub>TH11</sub> , t <sub>TL11</sub>	V <sub>DD</sub> = 4.5 to 5.5 V		100			ns	
				1.8			μs	
Interrupt input high/low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	2/f <sub>sam</sub> + 0.1 <sup>Note 3</sup>			μs	
			2.7 V ≤ V <sub>DD</sub> < 3.5 V	2/f <sub>sam</sub> + 0.2 <sup>Note 3</sup>			μs	
				2/f <sub>sam</sub> + 0.5 <sup>Note 3</sup>			μs	
		INTP1 to INTP6, KR0 to KR7	V <sub>DD</sub> = 2.7 to 5.5 V	10			μs	
				20			μs	
RESET low- level width	t <sub>PSL</sub>	V <sub>DD</sub> = 2.7 to 5.5 V		10			μs	
				20			μs	


- Notes**
- When oscillation mode select register (OSMS) is set to 00H
  - When oscillation mode select register (OSMS) is set to 01H
  - In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f<sub>sam</sub> is possible between f<sub>xx</sub>/2<sup>N</sup>, f<sub>xx</sub>/32, f<sub>xx</sub>/64 and f<sub>xx</sub>/128 (when N = 0 to 4).

**Remark** f<sub>xx</sub> : Main system clock frequency (f<sub>x</sub> or f<sub>x</sub>/2)  
 f<sub>x</sub> : Main system clock oscillation frequency

T<sub>cy</sub> vs V<sub>DD</sub> (At f<sub>xx</sub> = f<sub>x</sub>/2 main system clock operation)



T<sub>cy</sub> vs V<sub>DD</sub> (At f<sub>xx</sub> = f<sub>x</sub> main system clock operation)



## (2) READ/WRITE OPERATION

(a) When MCS = 1, PCC2 to PCC0 = 000B ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 4.5$  to  $5.5$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		0.85t <sub>cy</sub> -50		ns
Address setup time	t <sub>ADS</sub>		0.85t <sub>cy</sub> -50		ns
Address hold time	t <sub>ADH</sub>		50		ns
Data input time from address	t <sub>ADD1</sub>			(2.85+2n)t <sub>cy</sub> -80	ns
	t <sub>ADD2</sub>			(4+2n)t <sub>cy</sub> -100	ns
Data input time from $\overline{RD}\downarrow$	t <sub>RDD1</sub>			(2+2n)t <sub>cy</sub> -100	ns
	t <sub>RDD2</sub>			(2.85+2n)t <sub>cy</sub> -100	ns
Read data hold time	t <sub>RDH</sub>		0		ns
$\overline{RD}$ low-level width	t <sub>RDL1</sub>		(2+2n)t <sub>cy</sub> -60		ns
	t <sub>RDL2</sub>		(2.85+2n)t <sub>cy</sub> -60		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t <sub>RDWT1</sub>			0.85t <sub>cy</sub> -50	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> -60	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t <sub>WRWT</sub>			2t <sub>cy</sub> -60	ns
$\overline{WAIT}$ low-level width	t <sub>WTL</sub>		(1.15+2n)t <sub>cy</sub>	(2+2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.85+2n)t <sub>cy</sub> -100		ns
Write data hold time	t <sub>WDH</sub>	Load resistance $\geq 5$ k $\Omega$	20		ns
$\overline{WR}$ low-level width	t <sub>WRL</sub>		(2.85+2n)t <sub>cy</sub> -60		ns
$\overline{RD}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTRD</sub>		25		ns
$\overline{WR}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTWR</sub>		0.85t <sub>cy</sub> +20		ns
$\overline{ASTB}\uparrow$ delay time from $\overline{RD}\uparrow$ at external fetch	t <sub>RDAST</sub>		0.85t <sub>cy</sub> -10	1.15t <sub>cy</sub> +20	ns
Address hold time from $\overline{RD}\uparrow$ at external fetch	t <sub>RDADH</sub>		0.85t <sub>cy</sub> -50	1.15t <sub>cy</sub> +50	ns
Write data output time from $\overline{RD}\uparrow$	t <sub>RWD</sub>		40		ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>		0	50	ns
Address hold time from $\overline{WR}\uparrow$	t <sub>WRADH</sub>		0.85t <sub>cy</sub> -20	1.15t <sub>cy</sub> +40	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WRPD</sub>		1.15t <sub>cy</sub> +40	3.15t <sub>cy</sub> +40	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WWR</sub>		1.15t <sub>cy</sub> +30	3.15t <sub>cy</sub> +30	ns

- Remarks**
1. MCS : Oscillation mode select register (OSMS) bit 0
  2. PCC2 to PCC0 : Processor clock control register (PCC) bit 2 to bit 0
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(b) When except MCS = 1, PCC2 to PCC0 = 000B ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		$t_{CY}-80$		ns
Address setup time	t <sub>ADS</sub>		$t_{CY}-80$		ns
Address hold time	t <sub>ADH</sub>		$0.4t_{CY}-10$		ns
Data input time from address	t <sub>ADD1</sub>			$(3+2n)t_{CY}-160$	ns
	t <sub>ADD2</sub>			$(4+2n)t_{CY}-200$	ns
Data input time from RD↓	t <sub>RDD1</sub>			$(1.4+2n)t_{CY}-70$	ns
	t <sub>RDD2</sub>			$(2.4+2n)t_{CY}-70$	ns
Read data hold time	t <sub>RDH</sub>		0		ns
RD low-level width	t <sub>RDL1</sub>		$(1.4+2n)t_{CY}-20$		ns
	t <sub>RDL2</sub>		$(2.4+2n)t_{CY}-20$		ns
WAIT↓ input time from RD↓	t <sub>RDWT1</sub>			$t_{CY}-100$	ns
	t <sub>RDWT2</sub>			$2t_{CY}-100$	ns
WAIT↓ input time from WR↓	t <sub>WRWT</sub>			$2t_{CY}-100$	ns
WAIT low-level width	t <sub>WTL</sub>		$(1+2n)t_{CY}$	$(2+2n)t_{CY}$	ns
Write data setup time	t <sub>WDS</sub>		$(2.4+2n)t_{CY}-60$		ns
Write data hold time	t <sub>WDH</sub>	Load resistance $\geq 5$ k $\Omega$	20		ns
WR low-level width	t <sub>WRL</sub>		$(2.4+2n)t_{CY}-20$		ns
RD↓ delay time from ASTB↓	t <sub>ASTRD</sub>		$0.4t_{CY}-30$		ns
WR↓ delay time from ASTB↓	t <sub>ASTWR</sub>		$1.4t_{CY}-30$		ns
ASTB↑ delay time from RD↑ at external fetch	t <sub>RDAST</sub>		$t_{CY}-10$	$t_{CY}+20$	ns
Address hold time from RD↑ at external fetch	t <sub>RDADH</sub>		$t_{CY}-80$	$t_{CY}+50$	ns
Write data output time from RD↑	t <sub>RDWD</sub>		$0.4t_{CY}-30$		ns
Write data output time from WR↓	t <sub>WRWD</sub>		0	60	ns
Address hold time from WR↑	t <sub>WRADH</sub>		$t_{CY}-60$	$t_{CY}+60$	ns
RD↑ delay time from WAIT↑	t <sub>WTRD</sub>		$0.6t_{CY}+180$	$2.6t_{CY}+180$	ns
WR↑ delay time from WAIT↑	t <sub>WWR</sub>		$0.8t_{CY}+120$	$2.6t_{CY}+120$	ns

- Remarks
1. MCS : Oscillation mode select register (OSMS) bit 0
  2. PCC2 to PCC0 : Processor clock control register (PCC) bit 2 to bit 0
  3.  $t_{CY} = T_{CY}/4$
  4. n indicates the number of waits.

(3) SERIAL INTERFACE (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

(a) Serial Interface Channel 0

(i) 3-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t <sub>KCY1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK0 high/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY1</sub> /2-50			ns
			t <sub>KCY1</sub> /2-100			ns
SIO setup time (to SCK0↑)	t <sub>SK1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
			400			ns
SIO hold time (from SCK0↑)	t <sub>SH1</sub>		400			ns
SO0 output delay time from SCK0↓	t <sub>KSO1</sub>	C = 100 pF <b>Note</b>			300	ns

**Note** C is the load capacitance of SO0 output line.

(ii) 3-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t <sub>KCY2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK0 high/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1600			ns
			2400			ns
SIO setup time (to SCK0↑)	t <sub>SK2</sub>	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
			150			ns
SIO hold time (from SCK0↑)	t <sub>SH2</sub>		400			ns
SO0 output delay time from SCK0↓	t <sub>KSO2</sub>	C = 100 pF <b>Note</b> V <sub>DD</sub> = 2.0 to 5.5 V			300	ns
					500	ns
SCK0 rise/fall time	t <sub>R2</sub> , t <sub>F2</sub>	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the load capacitance of SO0 output line.



(iii) SBI mode ( $\overline{\text{SCK0}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{CY3}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK0}}$ high/low-level width	$t_{\text{KH3}}, t_{\text{KL3}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{CY3}}/2-50$			ns
			$t_{\text{CY3}}/2-150$			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK3}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	300			ns
			400			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SH3}}$		$t_{\text{CY3}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{SO3}}$	$R = 1 \text{ k}\Omega$ , $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	0		250	ns
		$C = 100 \text{ pF}$ <small>Note</small>	0		1000	ns
SB0, SB1 $\downarrow$ from $\overline{\text{SCK0}}\uparrow$	$t_{\text{KS3}}$		$t_{\text{CY3}}$			ns
$\overline{\text{SCK0}}\downarrow$ from SB0, SB1 $\downarrow$	$t_{\text{SK3}}$		$t_{\text{CY3}}$			ns
SB0, SB1 high-level width	$t_{\text{BH3}}$		$t_{\text{CY3}}$			ns
SB0, SB1 low-level width	$t_{\text{BL3}}$		$t_{\text{CY3}}$			ns

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

(iv) SBI mode ( $\overline{\text{SCK0}}$ ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{CY4}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK0}}$ high/low-level width	$t_{\text{KH4}}, t_{\text{KL4}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			2400			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK4}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	300			ns
			400			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SH4}}$		$t_{\text{CY4}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{SO4}}$	$R = 1 \text{ k}\Omega$ , $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	0		300	ns
		$C = 100 \text{ pF}$ <small>Note</small>	0		1000	ns
SB0, SB1 $\downarrow$ from $\overline{\text{SCK0}}\uparrow$	$t_{\text{KS4}}$		$t_{\text{CY4}}$			ns
$\overline{\text{SCK0}}\downarrow$ from SB0, SB1 $\downarrow$	$t_{\text{SK4}}$		$t_{\text{CY4}}$			ns
SB0, SB1 high-level width	$t_{\text{BH4}}$		$t_{\text{CY4}}$			ns
SB0, SB1 low-level width	$t_{\text{BL4}}$		$t_{\text{CY4}}$			ns
$\overline{\text{SCK0}}$ rise/fall time	$t_{\text{R4}}, t_{\text{F4}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

(v) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK0}}$ cycle time	$t_{\text{CYS}}$	R = 1 kΩ, C = 100 pF <b>Note</b>	2.7 V < V <sub>DD</sub> ≤ 5.5 V	1600			ns
			2.0 V < V <sub>DD</sub> < 2.7 V	3200			ns
				4800			ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{H5}}$	V <sub>DD</sub> = 2.7 to 5.5 V	$t_{\text{CYS}}/2 - 160$			ns	
			$t_{\text{CYS}}/2 - 190$			ns	
$\overline{\text{SCK0}}$ low-level width	$t_{\text{L5}}$	V <sub>DD</sub> = 4.5 to 5.5 V	$t_{\text{CYS}}/2 - 50$			ns	
			$t_{\text{CYS}}/2 - 100$			ns	
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{S45}}$	4.5 V < V <sub>DD</sub> ≤ 5.5 V	300			ns	
			2.7 V < V <sub>DD</sub> < 4.5 V	350			ns
			2.0 V < V <sub>DD</sub> < 2.7 V	400			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{H5}}$		500			ns	
			600			ns	
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{SOS}}$		0		300	ns	

**Note** R and C are the load resistance and load capacitance of the  $\overline{\text{SCK0}}$ , SB0 and SB1 output line.

(vi) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{CYS}}$	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{H6}}$	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	650			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1300			ns
			2100			ns
$\overline{\text{SCK0}}$ low-level width	$t_{\text{L6}}$	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1600			ns
			2400			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{S46}}$	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
			150			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{H6}}$		$t_{\text{CYS}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{SOS}}$	R = 1 kΩ, C = 100 pF <b>Note</b>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	300	ns
			2.0 V ≤ V <sub>DD</sub> < 4.5 V	0	500	ns
					800	ns
$\overline{\text{SCK0}}$ rise/fall time	$t_{\text{R6}}, t_{\text{F6}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode (SCK1... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t <sub>KCV7</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK1 high/low-level width	t <sub>KH7</sub> , t <sub>KL7</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCV7</sub> /2-50			ns
			t <sub>KCV7</sub> /2-100			ns
SI1 setup time (to SCK1↑)	t <sub>SIK7</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
			400			ns
SI1 hold time (from SCK1↑)	t <sub>KS7</sub>		400			ns
SO1 output delay time from SCK1↓	t <sub>KSO7</sub>	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of SO1 output line.

(ii) 3-wire serial I/O mode (SCK1... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t <sub>KCV8</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK1 high/low-level width	t <sub>KH8</sub> , t <sub>KL8</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1600			ns
			2400			ns
SI1 setup time (to SCK1↑)	t <sub>SIK8</sub>	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
			150			ns
SI1 hold time (from SCK1↑)	t <sub>KS8</sub>		400			ns
SO1 output delay time from SCK1↓	t <sub>KSO8</sub>	C = 100 pF <sup>Note</sup> V <sub>DD</sub> = 2.0 to 5.5 V			300	ns
					500	ns
SCK1 rise/fall time	t <sub>ra</sub> , t <sub>rf</sub>	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the load capacitance of SO1 output line.

(iii) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t <sub>KCY9</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK1 high/low-level width	t <sub>KHS</sub> , t <sub>KL9</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY9</sub> /2-50			ns
			t <sub>KCY9</sub> /2-100			ns
SI1 setup time (to SCK1↑)	t <sub>SIK9</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
			400			ns
SI1 hold time (from SCK1↑)	t <sub>KSI9</sub>		400			ns
SO1 output delay time from SCK1↓	t <sub>KSO9</sub>	C = 100 pF <b>Note</b>			300	ns
STB↑ from SCK1↑	t <sub>SBD</sub>		t <sub>KCY9</sub> /2-100		t <sub>KCY9</sub> /2+100	ns
Strobe signal high-level width	t <sub>SIW</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	t <sub>KCY9</sub> -30		t <sub>KCY9</sub> +30	ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	t <sub>KCY9</sub> -60		t <sub>KCY9</sub> +60	ns
			t <sub>KCY9</sub> -90		t <sub>KCY9</sub> +90	ns
Busy signal setup time (to busy signal detection timing)	t <sub>BVS</sub>		100			ns
Busy signal hold time (from busy signal detection timing)	t <sub>BVH</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	200			ns
			300			ns
SCK1↓ from busy inactive	t <sub>SPS</sub>				2t <sub>KCY9</sub>	ns

**Note** C is the load capacitance of SO1 output line.

(iv) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t <sub>CKY10</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK1 high/low-level width	t <sub>CH10</sub> ,	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
	t <sub>CL10</sub>	2.0 V ≤ V <sub>DD</sub> < 2.7 V	1600			ns
			2400			ns
SI1 setup time (to SCK1↑)	t <sub>SIK10</sub>	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
			150			ns
SI1 hold time (from SCK1↓)	t <sub>KS110</sub>		400			ns
SO1 output delay time from SCK1↓	t <sub>KSO10</sub>	C = 100 pF <sup>Note</sup> V <sub>DD</sub> = 2.0 to 5.5 V			300	ns
					500	ns
SCK1 rise/fall time	t <sub>r10</sub> , t <sub>f10</sub>	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the load capacitance of SO1 output line.

(c) Serial Interface Channel 2

(i) 3-wire serial I/O mode (SCK2... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t <sub>KCY11</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK2 high/low-level width	t <sub>KH11</sub> , t <sub>KL11</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY11</sub> /2-50			ns
			t <sub>KCY11</sub> /2-100			ns
SI2 setup time (to SCK2↑)	t <sub>SIK11</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
			400			ns
SI2 hold time (from SCK2↑)	t <sub>KSH11</sub>		400			ns
SO2 output delay time from SCK2↓	t <sub>KSO11</sub>	C = 100 pF <b>Note</b>			300	ns

**Note** C is the load capacitance of SO2 output line.

(ii) 3-wire serial I/O mode (SCK2... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t <sub>KCY12</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
SCK2 high/low-level width	t <sub>KH12</sub> , t <sub>KL12</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1600			ns
			2400			ns
SI2 setup time (to SCK2↑)	t <sub>SIK12</sub>	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
			150			ns
SI2 hold time (from SCK2↑)	t <sub>KSH12</sub>		400			ns
SO2 output delay time from SCK2↓	t <sub>KSO12</sub>	C = 100 pF <b>Note</b> V <sub>DD</sub> = 2.0 to 5.5 V			300	ns
					500	ns
SCK2 rise/fall time	t <sub>r12</sub> , t <sub>f12</sub>	V <sub>DD</sub> = 4.5 to 5.5 V			1000	ns
		When not using external device expansion function			160	ns

**Note** C is the load capacitance of SO2 output line.


(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			78125	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			39063	bps
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			19531	bps
					9766	bps



(iv) UART mode (External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t <sub>KCY13</sub>	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	800			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	1600			ns
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	3200			ns
			4800			ns
ASCK high/low-level width	t <sub>KH13</sub> , t <sub>KL13</sub>	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	400			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	800			ns
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	1600			ns
			2400			ns
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			39063	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			19531	bps
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			9766	bps
					6510	bps
ASCK rise/fall time	t <sub>R13</sub> , t <sub>F13</sub>	$V_{DD} = 4.5\text{ to }5.5\text{ V}$			1000	ns
		When not using external device expansion function			160	ns


AC Timing Test Points (excluding X1, XT1 Inputs)



Clock Timing




T1 Timing






Read/Write Operation

External fetch (no wait) :




Remark ( ) is valid only in the separate bus mode.

External fetch (wait insertion) :




Remark ( ) is valid only in the separate bus mode.

External data access (no wait) :



Remark ( ) is valid only in the separate bus mode.


External data access (wait insertion) :



Remark ( ) is valid only in the separate bus mode.


Serial Transfer Timing

3-wire serial I/O mode :




m = 1, 2, 7, 8, 11, 12  
 n = 2, 8, 12


SBI mode (Bus release signal transfer):




SBI mode (Command signal transfer):




2-wire serial I/O mode :



3-wire serial I/O mode with automatic transmit/receive function :




3-wire serial I/O mode with automatic transmit/receive function (busy processing) :



**Note** The signal is not actually driven low here; it is shown as such to indicate the timing.

UART mode (external clock input) :



A/D CONVERTER CHARACTERISTICS ( $T_A = -40$  to  $+85$  °C,  $AV_{DD} = V_{DD} = 1.8$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error <i>Note</i>		$2.7\text{ V} \leq AV_{REF0} \leq AV_{DD}$			0.6	%
		$1.8\text{ V} \leq AV_{REF0} < 2.7\text{ V}$			1.4	%
Conversion time	$t_{CONV}$	$2.0\text{ V} \leq AV_{DD} \leq 5.5\text{ V}$	19.1		200	$\mu\text{s}$
		$1.8\text{ V} \leq AV_{DD} < 2.0\text{ V}$	38.2		200	$\mu\text{s}$
Sampling time	$t_{SAMP}$		$12/f_{XK}$			$\mu\text{s}$
Analog input voltage	$V_{IAN}$		$AV_{SS}$		$AV_{REF0}$	V
Reference voltage	$AV_{REF0}$		1.8		$AV_{DD}$	V
Resistance between $AV_{REF0}$ and $AV_{SS}$	$R_{AIREF0}$		4	14		$\text{k}\Omega$

**Note** Excluding quantization error ( $\pm 1/2$  LSB). It is indicated as a ratio to the full-scale value.

**Remark**  $f_{XX}$ : Main system clock frequency ( $f_x$  or  $f_x/2$ )  
 $f_x$ : Main system clock oscillation frequency

D/A CONVERTER CHARACTERISTICS ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 1.8$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error		$R = 2\text{ M}\Omega$ <i>Note 1</i>			1.2	%
		$R = 4\text{ M}\Omega$ <i>Note 1</i>			0.8	%
		$R = 10\text{ M}\Omega$ <i>Note 1</i>			0.6	%
Settling time		<i>Note 1</i> $C = 30\text{ pF}$ $4.5\text{ V} \leq AV_{REF1} \leq 5.5\text{ V}$			10	$\mu\text{s}$
		$2.7\text{ V} \leq AV_{REF1} < 4.5\text{ V}$			15	$\mu\text{s}$
		$1.8\text{ V} \leq AV_{REF1} < 2.7\text{ V}$			20	$\mu\text{s}$
Output resistance	$R_O$	<i>Note 2</i>		10		$\text{k}\Omega$
Analog reference voltage	$AV_{REF1}$		1.8		$V_{DD}$	V
Resistance between $AV_{REF1}$ and $AV_{SS}$	$R_{AIREF1}$	$DACS0, DACS1 = 55H$ <i>Note 2</i>	4	8		$\text{k}\Omega$

**Notes** 1. R and C are D/A converter output pin load resistance and load capacitance, respectively.  
 2. Value for 1 D/A converter channel

**Remark** DACS0, DACS1: D/A conversion value setting register 0, 1


**DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (Ta = -40 to + 85 °C)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V <sub>DDDR</sub>		1.8		5.5	V
Data retention power supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 1.8 V Subsystem clock stop and feedback resistor disconnected		0.1	10	μA
Release signal set time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time	t <sub>WAIT</sub>	Release by $\overline{\text{RESET}}$		2 <sup>12</sup> /fx		ms
		Release by interrupt		Note		ms


**Note** In combination with bits 0 to 2 (OSTS0 to OSTs2) of oscillation stabilization time select register (OSTS), selection of 2<sup>12</sup>/fx and 2<sup>14</sup>/fx to 2<sup>17</sup>/fx is possible.

**Remark** f<sub>xx</sub>: Main system clock frequency (fx or fx/2)  
fx: Main system clock oscillation frequency


**Data Retention Timing (STOP mode release by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)**




**Interrupt Input Timing**



**RESET Input Timing**




12. CHARACTERISTIC CURVES (FOR REFERENCE ONLY)






I<sub>DD</sub> vs V<sub>DD</sub> (f<sub>x</sub> = 5.0 MHz, f<sub>xx</sub> = 2.5 MHz)

(T<sub>A</sub> = 25 °C)



13. PACKAGE DRAWINGS

100 PIN PLASTIC QFP (14 × 20)



NOTE


Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition

P100GF-65-3BA1-2

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 <sup>+0.003</sup> <sub>-0.003</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.009</sub>
D	17.6±0.4	0.693±0.016
F	0.8	0.031
G	0.6	0.024
H	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8±0.2	0.071 <sup>+0.003</sup> <sub>-0.003</sub>
L	0.8±0.2	0.031 <sup>+0.003</sup> <sub>-0.003</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

**Remark** The shape and material of ES versions are the same as those of mass-produced versions.

100 PIN PLASTIC QFP (FINE PITCH) (□14)



detail of lead end

NOTE


Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	16.3±0.2	0.630±0.008
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	16.0±0.2	0.630±0.008
F	1.0	0.039
G	1.0	0.039
H	0.22 <sup>+0.05</sup> <sub>-0.04</sub>	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
L	0.5±0.2	0.020 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>	0.007 <sup>+0.001</sup> <sub>-0.003</sub>
N	0.10	0.004
P	1.45	0.057
Q	0.125±0.075	0.005±0.003
R	5 ±5	5 ±5
S	1.7 MAX.	0.067 MAX.


P100GC-50-7EA-2

**Remark** The shape and material of ES versions are the same as those of mass-produced versions.

★ 100 PIN PLASTIC LQFP (FINE PITCH) (14×14)



detail of lead end



NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	16.00±0.20	0.630±0.008
B	14.00±0.20	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.00±0.20	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	16.00±0.20	0.630±0.008
F	1.00	0.039
G	1.00	0.039
H	0.22 <sup>+0.05</sup> <sub>-0.04</sub>	0.009±0.002
I	0.08	0.003
J	0.50 (T.P.)	0.020 (T.P.)
K	1.00±0.20	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
L	0.50±0.20	0.020 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>	0.007 <sup>+0.001</sup> <sub>-0.003</sub>
N	0.08	0.003
P	1.40±0.05	0.055±0.002
Q	0.10±0.05	0.004±0.002
R	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.60 MAX.	0.063 MAX.

S100GC-50-8EU

**Remark** The shape and material of ES versions are the same as those of mass-produced versions.

**14. RECOMMENDED SOLDERING CONDITIONS**

μPD78076 and 78078 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **Semiconductor Device**

**Mounting Technology Manual (C10535E).**

For soldering methods and conditions other than those recommended below, consult our sales representative.

**Table 14-1. Surface Mounting Type Soldering Conditions**

(1) μPD78076GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)

μPD78078GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)

Soldering Method	Soldering Conditions	Symbol
★ Infrared reflow	Package peak temperature: 235 °C, Reflow time: 30 seconds or below (at 210 °C or higher), Number of reflow processes: three or less	IR35-00-3
★ VPS	Package peak temperature: 215 °C, Reflow time: 40 seconds or below (at 200 °C or higher), Number of reflow processes: three or less	VP15-00-3
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below, Number of flow processes: once, Preheating temperature: 120 °C or below (package surface temperature)	WS60-00-1
Pin partial heating	Pin temperature: 300 °C or below, Time: 3 seconds or below (per device side)	—

(2) μPD78076GC-xxx-7EA : 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)

μPD78078GC-xxx-7EA : 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)

Soldering Method	Soldering Conditions	Symbol
★ Infrared reflow	Package peak temperature: 235 °C, Reflow time: 30 seconds or below (at 210 °C or higher), Number of reflow processes: two or less Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125 °C for 10 hours)	IR35-107-2
★ VPS	Package peak temperature: 215 °C, Reflow time: 40 seconds or below (at 200 °C or higher), Number of reflow processes: two or less Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125 °C for 10 hours)	VP15-107-2
Pin partial heating	Pin temperature: 300 °C or below, Time: 3 seconds or below (per device side)	—

**Note** Exposure limit after dry-pack is opened. Storage conditions: temperature of 25 °C and relative humidity of 65% or less.

**Cautions 1. Use of more than one soldering method should be avoided (except for the pin partial heating method).**

**2. The soldering conditions for μPD78076GC-xxx-8EU and μPD78078GC-xxx-8EU are undefined, since they are still under development.**