# 16-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-16LX MB90480/485 Series

# MB90F481/F482/487/F488/V480/V485

### DESCRIPTION


The MB90480/485 series is a 16-bit general-purpose FUJITSU microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing.

The F<sup>2</sup>MC-16LX CPU core instruction set retains the AT architecture of the F<sup>2</sup>MC<sup>\*1</sup> family, with additional instructions for high-level languages, expanded addressing mode, enhanced multiply-drive instructions, and complete bit processing. In addition, a 32-bit accumulator is provided to enable long-word processing.

The MB90480/485 series features embedded peripheral resources including 8/16-bit PPG, expanded I/O serial interface, UART, 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up-counter, PWC timer, I<sup>2</sup>C\*<sup>2</sup> interface, DTP/external interrupt, chip select, and 16-bit reload timer.

- \*1 : F<sup>2</sup>MC, an abbreviation for FUJITSU Flexible Microcontroller, is a registered trademark of FUJITSU, Ltd.
- \*2 : Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C stand a Specification as defined by Philips.

### PACKAGES





### FEATURES

 Clock Minimum instruction execution time: 40.0 ns/6.25 MHz base frequency multiplied ×4 (25 MHz internal operating frequency/3.3 V ± 0.3 V)

62.5 ns/4 MHz base frequency multiplied  $\times$  4 (16 MHz internal operating frequency/3.0 V  $\pm$  0.3 V) PLL clock multiplier

- Maximum memory space: 16 Mbyte
- Instruction set optimized for controller applications
   Supported data types (bit, byte, word, or long word)
   Typical addressing modes (23 types)
   Enhanced signed multiplication/division instruction and RETI instruction functions
   32-bit accumulator for enhanced high-precision calculation
- Instruction set designed for high-level language (C) and multi-task operations System stack pointer adopted Instruction set compatibility and barrel shift instructions
- Non-multiplex bus/multiplex bus compatible
- Enhanced execution speed 4 byte instruction queue
- Enhanced interrupt functions
   8 levels setting with programmable priority, 8 external interrupts
- Data transmission function (μDMA)
- Up to 16 channels • Embedded ROM Flash versions : 192 KB, 256 KB, MASK versions : 192 KB
- Embedded RAM Flash versions : 4 KB, 6 KB, 10 KB, MASK versions : 10 KB
- General purpose ports
- Up to 84 ports

(Except MB90V480 : Includes 16 ports with input pull-up resistance, 16 ports with output open drain settings)

- A/D converter
  - 8-channel RC sequential comparison type (10-bit resolution, 3.68  $\mu$ s conversion time (at 25 MHz) )
- I<sup>2</sup>C interface (MB90485 series only) : 1channel, P76/P77 Nch OD pin (without Pch)

Do not apply high voltage in excess of recommended operating ranges to the Nch open drain pin (with Pch) in MB90V485.

- µPG (MB90485 series only) : 1 channel
- UART: 1 channel
- I/O expanded serial interface (SIO) : 2 channels
- 8/16-bit PPG: 3 channels (with 8-bit × 6 channel/16-bit × 3 channel mode switching function)
- 8/16-bit up/down timer: 1 channel (with 8-bit × 2 channel/16-bit × 1-channel mode switching function)
- PWC (MB90485 series only) : 3 channels (Capable of compare the inputs to two of the three)
- 3 V/5 V I/F pin (MB90485 series only)
   P20 to P27, P30 to P37, P40 to P47, P70 to P77
- 16-bit reload timer: 1 channel
- 16-bit I/O timer: 2-channel input capture, 6-channel output compare, 1-channel free run timer
- On chip dual clock generator system
- Low-power consumption mode With stop mode, sleep mode, CPU intermittent operation mode, watch mode, timebase timer mode
- Packages: QFP 100/LQFP 100
- Process: CMOS technology
- Power supply voltage: 3 V, single source (some ports can be operated by 5 V power supply at MB90485 series)

### ■ PRODUCT LINEUP

#### MB90480 series

ltem	Part number	MB90F481	MB90F482	MB90V480			
ROM size		FLASH 192 KB	FLASH 256 KB	—			
RAM size		4 KB	4 KB 6 KB 16 KB				
CPU function		Number of instructions: 351Instruction bit length: 8-bit, 16-bitInstruction length: 1 byte to 7 bytesData bit length: 1-bit, 8-bits, 16-bitsMinimum execution time: 40 ns (25 MHz machine clock)					
Ports		General-purpose I/O por General-purpose I/O por General-purpose I/O por General-purpose I/O por	ts (CMOS output) ts (with pull-up resistanc	e)			
UART		1 channel, start-stop syn	chronized				
8/16-bit PP	G timer	8-bit $ imes$ 6 channel/16-bit $ imes$	3 channel				
8/16-bit up/ counter/tim		6 event input pins, 8-bit u 8-bit reload/compare reg					
	16-bit free run timer	Number of channels: 1 Overflow interrupt					
16-bit I/O timers	Output compare (OCU)	Number of channels: 6 Pin input factor: A match signal of compare register					
	Input capture (ICU)	Number of channels: 2 Rewriting a register value upon a pin input (rising, falling, or both edges)					
DTP/extern	al interrupt circuit	Number of external interrupt channels: 8 (edge or level detection)					
Extended I	O serial interface	2 channels, embedded					
Timebase t	imer	18-bit counter Interrupt cycles: 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator)					
A/D converter		Conversion resolution: 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause)					
Watchdog timer		Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)					
Low-power consumption (standby) modes		Sleep mode, stop mode, CPU intermittent mode, watch timer mode, timebase timer mode					
Process			CMOS				
Туре		FLASH modelEvaluation model, user terminal, 3 V/5 V versions					
Emulator p	ower supply*		_	Included			

\*: It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply switching) about details.

#### MB90485 series

Part number		MB90487*1	MB90F488*2	MB90V485*1			
ROM size		192 KB	FLASH 256 KB	_			
RAM size		10 KB	10 KB	16 KB			
CPU function	on	Number of instructions: 351Instruction bit length: 8-bit, 16-bitInstruction length: 1 byte to 7 bytesData bit length: 1-bit, 8-bits, 16-bitsMinimum execution time: 40 ns (25 MHz machine clock)					
Ports		General-purpose I/O por General-purpose I/O por General-purpose I/O por General-purpose I/O por	ts (CMOS output) ts (with pull-up resistance)				
UART		1 channel, start-stop syn	chronized				
8/16-bit PP	G timer	8-bit $ imes$ 6 channel/16-bit $ imes$	3 channel				
8/16-bit up/ counter/tim		6 event input pins, 8-bit u 8-bit reload/compare reg					
	16-bit free run timer	Number of channels: 1 Overflow interrupt					
16-bit I/O timers	Output compare (OCU)	Number of channels: 6 Pin input factor: A match signal of compare register					
	Input capture (ICU)	Number of channels: 2 Rewriting a register value upon a pin input (rising, falling, or both edges)					
DTP/extern	nal interrupt circuit	Number of external interrupt channels: 8 (edge or level detection)					
Extended I/	O serial interface	2 channels, embedded					
I <sup>2</sup> C interfac	e *4	1 ch					
μPG		1 ch					
PWC		3 ch					
Timebase t	imer	18-bit counter Interrupt cycles: 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator)					
A/D converter		Conversion resolution: 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause)					
Watchdog timer		Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)					
Low-power (standby) n	consumption nodes	Sleep mode, stop mode, CPU intermittent mode, watch timer mode, timebase timer mode					
Process			CMOS				

(Continued)


Part number	MB90487*1	MB90F488* <sup>2</sup>	MB90V485*1
Туре	MASK model 3 V/5 V power supply*3	FLASH model 3 V/5 V power supply <sup>*3</sup> Included security function	Evaluation model 3 V/5 V power supply* <sup>3</sup>
Emulator power supply*5			Included


\*1: Under development

\*2: Being planed

- \*3: 3 V/5 V I/F pin : All pins should be for 3 V power supply without P20 to P27, P30 to P37, P40 to P47, and P70 to P77.
- \*4 : P76/P77 pins are Nch open drain pins (without Pch) at built-in I<sup>2</sup>C. However, MB90V485 uses the Nch open drain pin (with Pch) .
- \*5: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.
- Note : As for MB90V485, Input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/µPG/I<sup>2</sup>C become CMOS input.

### PIN ASSIGNMENT





### ■ PIN DESCRIPTIONS

Pin	No.	<b>D</b> .	Circuit	Function		
LQFP*1	QFP*2	Pin name	type			
80	82	X0	А	Oscillator pin		
81	83	X1	А	Oscillator pin		
78	80	X0A	А	32 kHz oscillator pin		
77	79	X1A	А	32 kHz oscillator pin		
75	77	RST	В	Reset input pin		
		P00 to P07		This is a general purpose I/O port. A setting in the pull-up resistance setting register (RDR0) can be used to apply pull-up resistance (RD00-RD07 = "1") . (Disabled when pin is set for output.)		
83 to 90	85 to 92	AD00 to AD07	C (CMOS)	In multiplex mode, these pins function as the external address/data bus low I/O pins.		
		D00 to D07		In non-multiplex mode, these pins function as the external data bus low output pins.		
		P10 to P17		This is a general purpose I/O port. A setting in the pull-up resistance setting resister (RDR1) can be used to apply pull-up resistance (RD10-RD17 = "1") . (Disabled when pin is set for output.)		
91 to 98	93 to 100	AD08 to AD15	C (CMOS)	In multiplex mode, these pins function as the external address/data bus high I/O pins.		
		D08 to D15		In non-multiplex mode, these pins function as the external data bus high output pins.		
		P20 to P23	E (CMOS/H)	This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
99, 100, 1,2	1 to 4	A16 to A19		When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A16-A19).		
		A16 to A19		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A16-A19).		
		P24 to P27		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
3 to 6	5 to 8	A20 to A23	E	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A20-A23).		
		A20 to A23	(CMOS/H)	When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A20-A23).		
		PPG0 to PPG3		PPG timer output pins.		
		P30		This is a general purpose I/O port.		
7	9	A00	E (CMOS/H)	In non-multiplex mode, this pin functions as an external address pin.		
		AIN0	(	8/16-bit up/down timer input pin (channel 0) .		

Pin No.		Din nomo	Circuit		Function			
LQFP*1	QFP*2	Pin name	type		Function			
		P31	E	This is a	general purpose I/O port.			
8	10	A01	A01 (CMOS/		In non-multplex mode, this pin functions as an external address pin.			
		BIN0	H)	8/16-bit u	p/down counter input pin (channel 0) .			
		P32	Е	This is a	general purpose I/O port.			
10	12	A02	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.			
		ZIN0	H)	8/16-bit up/down counter input pin (channel 0)				
		P33	E	This is a	general purpose I/O port.			
11	13	A03	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.			
		AIN1	H)	8/16-bit u	p/down counter input pin (channel 1).			
		P34	Е	This is a	general purpose I/O port.			
12	14	A04	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.			
		BIN1	H)	8/16-bit u	p/down counter input pin (channel 1) .			
		P35	Е	This is a	general purpose I/O port.			
13	15	A05	· · · · ·	In non-multiplex mode, this pin functions as an external address pin.				
		ZIN1		p/down counter input pin (channel 1)				
		P36, P37	D		This is a general purpose I/O port.			
		A06, A07	(CMOS)		In non-multiplex mode, this pin functions as an external address pin.			
14	16	P36, P37	-	E MOS/ MB90485	This is a general purpose I/O port.			
15	17* <sup>3</sup>	A06, A07	E (CMOS/		In non-multiplex mode, this pin functions as an external address pin.			
		PWC0, PWC1	H)	series	This is a PWC input pin.			
		P40	G	This is a	general purpose I/O port.			
16	18	A08	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.			
		SIN2	H)	Simple se	erial I/O input pin.			
		P41	Ŀ	This is a	general purpose I/O port.			
17	19	A09	F (CMOS)	In non-m	ultiplex mode, this pin functions as an external address pin.			
		SOT2	(01100)	Simple se	erial I/O output pin.			
		P42	G	This is a	general purpose I/O port.			
18	20	A10	(CMOS/	In non-m	ultiplex mode, this pin functions as an external address pin.			
		SCK2	H)	Simple se	erial I/O clock input/output pin.			
		P43, P44	F	MB90480	This is a general purpose I/O port.			
		A11, A12	(CMOS)	111200100	In non-multiplex mode, this pin functions as an external address pin.			
19	21	P43, P44			This is a general purpose I/O port.			
20	22	A11, A12	F	MB90485	In non-multiplex mode, this pin functions as an external address pin.			
		MT00, MT01	(CMOS)	series	μPG output pin.			

Pin I	No.	<b>D</b> :	Circuit	Function				
LQFP*1	QFP*2	Pin name	type		Function			
		P45	F	MB90480	This is a general purpose I/O port.			
		A13	(CMOS)	series	In non-multiplex mode, this pin functions as an external address pin.			
22 24	P45	G		This is a general purpose I/O port.				
		A13	(CMOS/	MB90485 series	In non-multiplex mode, this pin functions as an external address pin.			
		EXTC*3	H)		$\mu$ PG input pin (MB90485 series only) .			
		P46, P47		This is a general purpose I/O port.				
23	25	A14, A15	F	In non-mu	ultiplex mode, this pin functions as an external address pin.			
24	26	OUT4/ OUT5	(CMOS)	Output co	ompare event output pins.			
68	70	P50	D	This is a general purpose I/O port. In external bus mode, this pin functions as the ALE pin.				
00	70	ALE	(CMOS)	OS) In external bus mode, this pin functions as the address load enable (ALE) s nal pin.				
	74	P51	D	Thi <u>s is a g</u> the RD pi	general purpose I/O port. In external bus mode, this pin functions as n.			
69	69 71			In external bus mode, this pin functions as the read strobe output $(\overline{RD})$ signal pin.				
		P52	C		general purpose I/O port. In external bus mode, <u>when</u> the WRE pin CR register is set to "1", this pin functions as the WRL pin.			
70	72	WRL	D (CMOS)	In external bus mode, this pin functions as the lower data write strobe output (WRL) pin. When the WRE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				
		P53	D		general purpose I/O port. In external bus mode with 16-bit bus width, WRE bit in the EPCR register is set to "1", this pin functions as the			
71	73	WRH	(CMOS)	In external bus mode with 16-bit bus width, this <u>pin</u> functions as the upper data write strobe output (WRH) pin. When the WRE bi in the EPCR register is set to "0", this pin functions as a general purpose I/C port.				
		P54	D	This is a g the EPCF	general purpose I/O port. In external bus mode, when the HDE bit in R register is set to "1", this pin functions as the HRQ pin.			
72	72 74 HRQ (CMOS)			In external bus mode, this pin functions as the hold request input (HRQ) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a gen- eral purpose I/O port.				
		P55	D		general purpose I/O port. In external bus mode, when the HDE bit in R register is set to "1", this pin functions as the HAK pin.			
73	75	HAK	HAK (CMOS)		In external bus mode, this pin functions as the hold acknowledge (HAK) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.			

Pin	No.		Circuit		Function			
LQFP*1	QFP*2	Pin name	type		Function			
		P56	D		general purpose I/O port. In external bus mode, when the RYE EPCR register is set to "1", this pin functions as the RDY pin.			
74	74 76	RDY	(CMOS)	pin. Wher	al bus mode, this pin functions as the external ready (RDY) input in the RYE bit in the EPCR register is set to "0", this pin functions eral purpose I/O port.			
		P57	D		general purpose I/O port. In external bus mode, when the CKE EPCR register is set to "1", this pin functions as the CLK pin.			
76	78	CLK	(CMOS)	output pir	al bus mode, this pin functions as the machine cycle clock (CLK) n. When the CKE bit in the EPCR register is set to "0", this pin as a general purpose I/O port.			
36 to 39	38 to	P60 to P63	Н	These are	e general purpose I/O ports.			
30 10 39	41	AN0 to AN3	(CMOS)	These are	e the analog input pins.			
41 to 44	43 to	P64 to P67	Н	These are	e general purpose I/O ports.			
41 10 44	46	AN4 to AN7	(CMOS)	These are	e the analog input pins.			
0.5	07	P70	G	This is a	general purpose I/O port.			
25	27	SIN0	(CMOS/ H)	This is the	e UART data input pin.			
26	28	P71	F	This is a	general purpose I/O port.			
20	20	SOT0	(CMOS)	This is the UART data output pin.				
07	00	P72	G	This is a general purpose I/O port.				
27	29	SCK0	(CMOS/ H)	This is the	This is the UART clock I/O pin.			
		P73	G	This is a	general purpose I/O port.			
28	30	TIN0	(CMOS/ H)	This is the	e 16-bit reload timer event input pin.			
29	31	P74	F	This is a	general purpose I/O port.			
29	51	TOT0	(CMOS)	This is the	e 16-bit reload timer output pin.			
		P75	F (CMOS)	MB90480 series	This is a general purpose I/O port.			
30	32	P75	G	MB90485	This is a general purpose I/O port.			
		PWC2*3	(CMOS/ H)	series	This is a PWC input pin.			
		P76	F (CMOS)	MB90480 series	This is a general purpose I/O port.			
31	33	P76	1		This is a general purpose I/O port.			
		SCL*3	(NMOS/ H)	MB90485 series	Serves as the I <sup>2</sup> C interface data I/O pin. During operation of the I <sup>2</sup> C interface, leave the port output in a high impedance state.			
		P77	F (CMOS)	MB90480 series	This is a general purpose I/O port.			
32	34	P77	I		This is a general purpose I/O port.			
		SDA*3	(NMOS/ H)	MB90485 series	Serves as the I <sup>2</sup> C interface data I/O pin. During operation of the I <sup>2</sup> C interface, leave the port output in a high impedance state.			
45,	47,	P80, P81	E	These are general purpose I/O ports.				
43, 46	47, 48	IRQ0, IRQ1	(CMOS/ H)	External i	nterrupt input pins.			

(Continued)

(Continued Pin	/	Dia nome Circuit					
LQFP*1	QFP*2	Pin name type		Function			
		P82 to P87		These are general purpose I/O parts			
50 to 55	52 to 57	IRQ2 to IRQ7	E (CMOS/H)	These are general purpose I/O ports. External interrupt input pins.			
		P90	(01000/11)	This is a general purpose I/O port.			
56	58	SIN1	Е	Simple serial I/O data input pin.			
50	50	CS0	(CMOS/H)	Chip select 0.			
		P91		This is a general purpose I/O port.			
57	59	SOT1	D	Simple serial I/O data output pin.			
57	55	CS1	(CMOS)	Chip select 1.			
		P92		This is a general purpose I/O port.			
58	60	SCK1	Е	Simple serial I/O data input/output pin.			
50	00	CS2	(CMOS/H)	Chip select 2.			
		P93		This is a general purpose I/O port.			
		F93		When the free run timer is in use, this pin functions as the external			
50	61	FRCK	Е	clock input pin.			
59	01	ADTG	(CMOS/H)	When the A/D converter is in use, this pin functions as the external trigger input pin.			
		CS3		Chip select 3.			
60	62	P94	D	This is a general purpose I/O port.			
60	02	PPG4	(CMOS)	PPG timer output pin.			
61	63	P95	D	This is a general purpose I/O port.			
01	03	PPG5	(CMOS)	PPG timer output pin.			
62	64	P96	E	This is a general purpose I/O port.			
02	04	IN0	(CMOS/H)	Input capture channel 0 trigger input pin.			
63	65	P97	E	This is a general purpose I/O port.			
00	00	IN1	(CMOS/H)	Input capture channel 1 trigger input pin.			
64 to 67	66 to 69	PA0 to PA3	D	These are general purpose I/O ports.			
	00 10 00	OUT0 to OUT3	(CMOS)	Output compare event output pins.			
33	35	AVcc		A/D converter power supply pin.			
34	36	AVRH		A/D converter external reference voltage supply pin.			
35	37	AVss		A/D converter power supply pin.			
47 to 49	49 to 51	MD0 to MD2	J (CMOS/ H)	Operating mode selection input pins.			
82	84	Vcc3		3.3 V $\pm$ 0.3 V power supply pins (Vcc3) .			
				$\begin{array}{l lllllllllllllllllllllllllllllllllll$			
21	23	Vcc5	—	MB90485 series3 V/5 V power supply pin. 5 V power supply pin when P20 to P27, P30 to P37, P40 to P47, P70 to P77 are used as 5 V I/F pins. Usually, use Vcc = Vcc3 = Vcc5 as a 3 V power supply (when the 3 V power supply is used alone).			
9 40 79	11 42 81	Vss		Power supply input pins (GND) .			

\*1 : LQFP : FPT-100P-M05

\*2 : QFP : FPT-100P-M06

 $^{\ast}3$  : As for MB90V485, input pins become CMOS input.

### ■ I/O CIRCUIT TYPES

Туре	Circuit	Remarks
A	X1, X1A X0, X0A X0, X0A	Oscillator feedback resistance X1, X0 : approx. 1 MΩ X1A, X0A : approx. 10 MΩ with standby control
В		Hysteresis input with pull-up resistance Resistance : approx. 50 k $\Omega$
С	CTL CTL CTL CTL CTL CTL CTL CTL CTL CTL	With input pull-up resistance control Resistance : approx. 50 kΩ CMOS level input/output
D		CMOS level input/output
E		Hysteresis input CMOS level output

(Continued) Circuit Туре Remarks \_ Open drain control signal CMOS level input/output F with open drain control CMOS Open drain control signal CMOS level output G Hysteresis input With open drain control **۸**۸۸  $\mathbb{D}$ CMOS level input/output Н Analog input - CMOS w Analog input Digital output Hysteresis input L Nch open drain output  $\sim$  $\rightarrow$ FLASH model (FLASH model) CMOS level input T with high voltage control for flash Control signal testing J → Mode input  $\sim$ **Diffusion resistance** MASK model (Mask model) \_ Hysteresis input -~~ ⊡>>> Hysteresis input

### HANDLING DEVICES

### 1. Be careful never to exceed maximum rated voltages (preventing latchup)

In CMOS IC devices, a condition known as latchup may occur if voltages higher than  $V_{cc}$  or loser than  $V_{ss}$  are applied to input or output pins other than medium-or high-voltage pins, or if the voltage applied between  $V_{cc}$  and  $V_{ss}$  exceeds the rated voltage level.


When latchup occurs, the power supply current increases rapidly causing the possibility of thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation. Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AVcc and AVRH) and analog input voltages do not exceed the digital power supply (Vcc).

### 2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latchup, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k $\Omega$ . Any unused input/ output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins.

### 3. Notes on Using External Clock

Even when using an external clock signal, an oscilltion stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When using an external clock, 25 MHz should be the upper frequency limit.



The following figure shows a sample use of external clock signals.

### 4. Treatment of Power Supply Pins (Vcc/Vss)

When multiple V<sub>cc</sub>/V<sub>ss</sub> pins are present, device design considerations for prevention of latch-up and unwanted electromagnetic interference, abnormal storobe signal operation due to ground level rise, and conformity with total output current ratings require that all power supply pins must be externally connected to power supply or ground.

Consideration should be given to connecting power supply sources to the Vcc/Vss terminals of this device with as low impedane as possible. It is also recommended that a bypass capacitor of approximately 0.1  $\mu F$  be placed between the Vcc and Vss lines as close to this device as possible.

### 5. Crystal Oscillator Circuits

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

#### 6. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

#### 7. Proper power-on/off sequence

The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be turned on after the digital power supply (Vcc) is turned on. The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be shut off before the digital power supply (Vcc) is shut off. Care should be taken that AVRH does not exceed AVcc. Even when pins used as analog input pins are doubled as input ports, be sure that the input voltage does not exceed AVcc.

#### 8. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections  $AV_{cc} = AVRH = V_{cc}$ , and  $AV_{ss} = V_{ss}$ .

#### 9. Precautions when turning the power supply on

In order to prevent abnormal operation in the chip's internal step-down circuits, a voltage rise time during poweron of 50  $\mu$ s (0.2 V to 2.7 V) or greater should be assured.

#### 10. Supply Voltage Stabilization

Even within the operating range of V<sub>cc</sub> supply voltage, rapid voltage fluctuations may cause abnormal operation. As a standard for power supply voltage stability, it is recommended that the peak-to-peak V<sub>cc</sub> ripple voltage at commercial supply frequency (50 Hz to 60 Hz) be 10 % or less of V<sub>cc</sub>, and that the transient voltage fluctuation be no more than 0.1 V/ms or less when the power supply is turned on or off.

### 11. Notes on Using Power Supply

Only the MB90485 series usually uses a 3 V power supply. By setting  $V_{CC}3 = 3$  V power supply and  $V_{CC}5 = 5$  V power supply, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 can be intefaced as 5 V power supplies separately from the main 3 V power supply. Note that the analog power supplies (such as AV<sub>CC</sub> and AV<sub>SS</sub>) for the A/D converter can be used only as 3 V power supplies.

Programming into FLASH memory must be performed at an operating voltage (Vcc) between 3.13 V and 3.6 V.

#### 12. Treatment of N.C. pins

N.C. (internally connected) pins should always be left open.


#### 13. When the MB90480/485 series microcontroller is used as a single system

When the MB90480/485 series microcontroller is used as a single system, use connections so the XOA = Vss, and X1A = Open.

#### 14. Writing to FLASH memory


For serial writing to FLASH memory, always ensure that the operating voltage  $V_{CC}$  is between 3.13 V and 3.6 V. For normal writing to FLASH memory, always ensure that the operating voltage  $V_{CC}$  is between 3.0 V and 3.6 V.

#### BLOCK DIAGRAM



Note : In the above diagram, I/O ports share internal function blocks and pins. However, when a set of pins is used with an internal module, it cannot also be used as an I/O port.

#### MEMORY MAP



Model	Address #1	Address #2	Address #3
MB90F481	FC0000н*		001100н
MB90F482	FC0000н		001900н
MB90487	FD0000н	004000н or 008000н,	002900н
MB90F488	FC0000н	<ul> <li>selected by the MS bit in the ROMM register</li> </ul>	002900н
MB90V480	(FC0000н)		004000н
MB90V485	(FC0000н)		004000н


\* : No memory cells from FC0000H to FC7FFFH and FE0000H to FE7FFFH.

The upper part of the 00 bank is set up to mirror the image of FF bank ROM, to enable efficient use of small model C compilers. Because the lower 16-bit address of the FF bank and the lower 16-bit address of the 00 bank is the same, enabling reference to tables in ROM without the "far" pointer declaration.


For example, in accessing address  $00C000_{\text{H}}$  it is actually the contents of ROM at FFC000<sub>H</sub> that are accessed. If the MS bit in the ROMM register is set to "0", the ROM area in the FF bank will exceed 48 K bytes and it is not possible to reflect the entire area in the image in the 00 bank. Therefore the image from FF4000<sub>H</sub> to FFFFF<sub>H</sub> is reflected in the 00 bank and the area from FF0000<sub>H</sub> to FF3FFF<sub>H</sub> can be seen in the FF bank only.

### ■ F<sup>2</sup>MC-16L CPU PROGRAMMING MODEL


• Dedicated registers



#### • General purpose registers



Processor status



### ■ I/O MAP

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB (MB90480 series) 11XXXXXB (MB00485 series)
00		DDD0		Devit 0	(MB90485 series)
08H	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
0Ан	Port A data register	PDRA	R/W	Port A	XXXXв
0Вн	Up/down timer input enable register	UDRE	R/W	U/D timer input control	XX 0 0 0 0 0 0 <sub>B</sub>
0Сн	Interrupt/DTP enable register	ENIR	R/W		00000000
0Dн	Interrupt/DTP source register	EIRR	R/W	DTP/external	XXXXXXXXB
0Ен	Request level setting register	ELVR	R/W	interrupts	00000000
0 <b>F</b> н	Request level setting register		R/W		00000000
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000
<b>11</b> н	Port 1 direction register	DDR1	R/W	Port 1	00000000
<b>12</b> н	Port 2 direction register	DDR2	R/W	Port 2	00000000
<b>13</b> н	Port 3 direction register	DDR3	R/W	Port 3	00000000
14 <sub>H</sub>	Port 4 direction register	DDR4	R/W	Port 4	00000000
<b>15</b> н	Port 5 direction register	DDR5	R/W	Port 5	00000000
<b>16</b> н	Port 6 direction register	DDR6	R/W	Port 6	00000000
<b>17</b> н	Port 7 direction register	DDR7	R/W	Port 7	00000000 (MB90480 series)
	-				XX0 0 0 0 0 0 <sub>В</sub> (MB90485 series)
<b>18</b> н	Port 8 direction register	DDR8	R/W	Port 8	0000000
<b>19</b> н	Port 9 direction register	DDR9	R/W	Port 9	00000000B
<b>1А</b> н	Port A direction register	DDRA	R/W	Port A	0000в
1Bн	Port 4 output pin register	ODR4	R/W	Port 4 (OD control)	00000000
1Cн	Port 0 input resistance register	RDR0	R/W	Port 0 (Pull-up)	00000000
1Dн	Port 1 input resistance register	RDR1	R/W	Port 1 (Pull-up)	00000000
<b>1</b> Ен	Port 7 output pin register	ODR7	R/W	Port 7 (OD control)	00000000 (MB90480 series) XX000000в
1Fн	Analog input enable register	ADER	R/W	Port 5, A/D	(MB90485 series) 1 1 1 1 1 1 1 1 1 8

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
20н	Serial mode register	SMR	R/W		00000X00 <sub>B</sub>
21н	Serial control register	SCR	R/W	UART	$0\ 0\ 0\ 0\ 0\ 1\ 0\ 0_B$
22н	Serial input/output register	SIDR/SODR	R/W	UARI	XXXXXXXXB
23н	Serial data register	SSR	R/W		0000100 <sub>B</sub>
24н		(Reserved are	a)		
25н	Communication prescaler control register	CDCR	R/W	Communication prescaler (UART)	000000в
26н	Serial mode control status register	SMCS	R/W		0000в
27н	Serial mode control status register	SMCS	R/W	SCI1 (ch0)	0000010в
28н	Serial data register	SDR0	R/W		XXXXXXXXB
29н	Communication prescaler control register	SDCR0	R/W	Communication prescaler (SCI1)	0 0 0 0 Ов
2Ан	Serial mode control status register	SMCS	R/W		0000в
2Вн	Serial mode control status register	SMCS	R/W	SCI2 (ch1)	0000010в
2Сн	Serial data register	SDR1	R/W		XXXXXXXXB
2Dн	Communication prescaler control register	SDCR1	R/W	Communication prescaler (SCI2)	0 0 0 0 Ов
<b>2Е</b> н	Reload register L	PPLL0	R/W	-	XXXXXXXXB
2 <b>F</b> н	Reload register H	PPLH0	R/W		XXXXXXXXB
30н	Reload register L	PPLL1	R/W		XXXXXXXXB
31н	Reload resister H	PPLH1	R/W		XXXXXXXXB
32н	Reload register L	PPLL2	R/W	8/16-bit PPG	XXXXXXXXB
33н	Reload register H	PPLH2	R/W		XXXXXXXXB
34н	Reload register L	PPLL3	R/W		XXXXXXXXB
35н	Reload register H	PPLH3	R/W		XXXXXXXXB
36н	Reload register L	PPLL4	R/W		XXXXXXXXB
37н	Reload register H	PPLH4	R/W	(ch0 to ch5)	XXXXXXXXB
<b>38</b> н	Reload register L	PPLL5	R/W		XXXXXXXXB
39н	Reload register H	PPLH5	R/W		XXXXXXXXB
3Ан	PPG0 operating mode control register	PPGC0	R/W		0 X 0 0 0XX 1в
3Вн	PPG1 operating mode control register	PPGC1	R/W		0 X 0 0 0 0 1в
3Сн	PPG2 operating mode control register	PPGC2	R/W		0 X 0 0 0XX 1в
3Dн	PPG3 operating mode control register	PPGC3	R/W		0 X 0 0 0 0 0 1в
3Ен	PPG4 operating mode control register	PPGC4	R/W		0 Х 0 0 0ХХ 1в
3Fн	PPG5 operating mode control register	PPGC5	R/W		0 X 0 0 0 0 1в
40н	PPG0, 1 output control register	PPG01	R/W	8/16-bit PPG	00000000
41н		(Reserved are	a)		
42н	PPG2, 3 output control register	PPG23	R/W	8/16-bit PPG	00000000
<b>43</b> H		(Reserved are	a)		

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
<b>44</b> H	PPG4, 5 output control register	PPG45	R/W	8/16-bit PPG	00000000 <sub>B</sub>
<b>45</b> н	(R	eserved area	a)		•
<b>46</b> H	Control status register	ADCS1	R/W		00000000B
<b>47</b> н	Control status register	ADCS2	R/W	A/Dconverter	00000000 <sub>B</sub>
<b>48</b> н	Data register	ADCR1	R	ADCOnventer	XXXXXXXXB
<b>49</b> н		ADCR2	R		0 0 0 0 0 0 XXX <sub>B</sub>
4Ан	Output compare register (ch0) lower digits	OCCP0	R/W		00000000 <sub>B</sub>
<b>4</b> Вн	Output compare register (ch0) upper digits		1.7,4,4		00000000 <sub>B</sub>
<b>4С</b> н	Output compare register (ch1) lower digits	OCCP1	R/W		00000000 <sub>B</sub>
4Dн	Output compare register (ch1) upper digits		1.7,4,4		00000000 <sub>B</sub>
<b>4</b> Ен	Output compare register (ch2) lower digits	OCCP2	R/W		00000000 <sub>B</sub>
<b>4</b> Fн	Output compare register (ch2) upper digits	00012	1.7,4,4		00000000 <sub>B</sub>
50н	Output compare register (ch3) lower digits	OCCP3	R/W		00000000 <sub>B</sub>
51н	Output compare register (ch3) upper digits	00013	1.7,4,4		00000000 <sub>B</sub>
52н	Output compare register (ch4) lower digits	OCCP4	R/W	16-bit output timer output compare	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
53н	Output compare register (ch4) upper digits	0001 4	10/00	(ch0 to ch5)	0 0 0 0 0 0 0 0 0 <sub>B</sub>
54 <sup>H</sup>	Output compare register (ch5) lower digits	OCCP5	R/W	· · · · · ·	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
55н	Output compare register (ch5) upper digits	00010	10/00		0 0 0 0 0 0 0 0 0 <sub>B</sub>
<b>56</b> H	Output compare control register (ch0)	OCS0	R/W		000000в
<b>57</b> н	Output compare control register (ch1)	OCS1	R/W		00000 <sub>B</sub>
<b>58</b> H	Output compare control register (ch2)	OCS2	R/W		000000в
<b>59</b> н	Output compare control register (ch3)	OCS3	R/W		00000 <sub>B</sub>
5Ан	Output compare control register (ch4)	OCS4	R/W		000000в
5 <b>В</b> н	Output compare control register (ch5)	OCS5	R/W		00000 <sub>В</sub>
<b>5С</b> н	Input capture data register (ch0) lower digits	IPCP0	R		XXXXXXXXB
5Dн	Input capture data register (ch0) upper digits		R	16-bit output timer	XXXXXXXXB
5Eн	Input capture data register (ch1) lower digits	IPCP1	R	input capture	XXXXXXXXB
5 <b>F</b> н	Input capture data register (ch1) upper digits		R	(ch0, ch1)	XXXXXXXXB
<b>60</b> н	Input capture control register	ICS01	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
<b>61</b> н	(R	leserved area	,		
62н	Timer counter data register lower digits	TCDT	R/W		0 0 0 0 0 0 0 0 0 <sub>B</sub>
<b>63</b> н	Timer counter data register upper digits	TCDT	R/W		00000000
<b>64</b> н	Timer control status register	TCCS	R/W	16-bit output timer	00000000
65н	Timer control status register	TCCS	R/W	free run timer	0 0 0 0 0 0в
<b>66</b> H	Compare clear register lower digits	CPCLR	R/W		XXXXXXXXB
<b>67</b> н	Compare clear register upper digits				XXXXXXXXB (Continued)

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
<b>68</b> н	Up/down count register ch0	UDCR0	R		00000000
69н	Up/down count register ch1	UDCR1	R		00000000 <sub>B</sub>
6Ан	Reload/compare register ch0	RCR0	W	8/16-bit up/down timer	00000000
6Вн	Reload/compare register ch1	RCR1	W	counter	00000000
6Сн	Counter control register lower digits ch0	CCRL0	R/W		0 X 0 0 X 0 0 0 <sub>B</sub>
6Dн	Counter control register upper digits ch0	CCRH0	R/W		000000000
6Eн		(Reserved	area)		
6 <b>F</b> н	ROM mirror function select register	ROMM	R/W	ROM mirroring function	01в
70н	Counter control register lower digits ch1	CCRL1	R/W		0 Х 0 0 Х 0 0 0в
<b>71</b> н	Counter control register upper digits ch1	CCRH1	R/W	8/16-bit up/down timer counter	-0000000B
<b>72</b> н	Counter status register ch0	CSR0	R/W		00000000
73н		(Reserved	area)		
<b>74</b> H	Counter status register ch1	CSR1	R/W	8/16-bit UDC	00000000
75н		(Reserved	area)	L	
<b>76</b> н*	DWC control status register	PWCSR0			00000000
<b>77</b> н*	PWC control status register	PWCSRU	R/W	DWC times (ab.0)	000000Хв
<b>78</b> ⊦*				PWC timer (ch0)	00000000
<b>79</b> ⊦*	PWC data buffer register	PWCR0	R/W		00000000
7Ан*		DWOOD4			00000000
7Bн*	PWC control status register	PWCSR1	R/W	DMO times (ab. 4)	0000000 Хв
7Cн*	DWC data huffar register			PWC timer (ch 1)	00000000
7Dн*	PWC data buffer register	PWCR1	R/W		00000000
<b>7</b> Ен*		DWOODO			00000000
7Fн*	PWC control status register	PWCSR2	R/W	DWO time on (ab 0)	000000Хв
<b>80</b> н*				PWC timer (ch2)	00000000
<b>81</b> н*	PWC data buffer register	PWCR2	R/W		00000000
<b>82</b> н*	Dividing ratio control register	DIVR0	R/W	PWC (ch0)	00в
<b>83</b> H		(Reserved	area)		
<b>84</b> н*	Dividing ratio control register	DIVR1	R/W	PWC (ch1)	0 Ов
<b>85</b> н		(Reserved	area)		
86 <sup>+*</sup>	Dividing ratio control register	DIVR2	R/W	PWC (ch2)	0 Ов
<b>87</b> н		(Reserved	area)		
88 <sub>H</sub> *	Bus status register	IBSR	R		00000000
<b>89</b> н*	Bus control register	IBCR	R/W		00000000
8Ан*	Bus clock control register	ICCR	R/W	I <sup>2</sup> C	0 X X X X Х <sub>В</sub>
8Bн*	Bus address register	IADR	R/W		- X X X X X X X <sub>В</sub>
8Cн*	Bus data register	IDAR	R/W		XXXXXXXXB
8Dн	-	(Reserved	area)	1	l
8Eн*	μPG control status register	PGCSR	, R/W	μPG	00000в
8Fн to 9Bн	·	(Disable		· ·	l
9Сн	μDMA status register	DSRL	R/W	μDMA	00000000
	I. S	1	1	۰ ۱	(Continued)

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
9Dн	μDMA status register	DSRH	R/W	μDMA	00000000 <sub>B</sub>
9 <b>Е</b> н	Program address detection control status resister	PACSR	R/W	Address match detection function	000000000
9 <b>F</b> н	Dilayed interrupt source general/ cancel register	DIRR	R/W	Delayed interruput generator module	Ов
А0н	Low-power consumption mode control register	LPMCR	R/W	Low-power operation	00011000в
А1н	Clock select register	CKSCR	R/W	low-power operation	1111100в
А2н, АЗн		(Reserved	area)		
A4 <sub>H</sub>	μDMA stop status register	DSSR	R/W	μDMA	00000000 <sub>B</sub>
А5н	Automatic ready function select register	ARSR	W	External pins	001100в
А6н	External address output control register	HACR	W	External pins	* * * * * * * * B
А7н	Bus control signal control register	EPCR	W	External pins	1000*10-в
А8н	Watchdog timer control register	WDTC	R/W	Watchdog timer	XXXXX 1 1 1 <sub>B</sub>
А9н	Timebase timer control register	TBTC	R/W	Timebase timer	1 X X 0 0 1 0 0 <sub>B</sub>
AAH	Watch timer control register	WTC	R/W	Watch timer	1000100 <sub>B</sub>
ABн		(Reserved	area)		
АСн	μDMA enable area	DERL	R/W	μDMA	00000000 <sub>B</sub>
ADн	μDMA enable area	DERH	R/W	μDMA	00000000 <sub>B</sub>
AEн	Flash memory control status register	FMCR	R/W	Flash memory interface	000Х0000в
AFн		(Disable	ed)		
В0н	Interrupt control register 00	ICR00	W, R/W		ХХХХ0111в
<b>В1</b> н	Interrupt control register 01	ICR01	W, R/W		ХХХХ0111в
В2н	Interrupt control register 02	ICR02	W, R/W		ХХХХО111в
ВЗн	Interrupt control register 03	ICR03	W, R/W		ХХХХ0111в
В4н	Interrupt control register 04	ICR04	W, R/W		ХХХХ0111в
В5н	Interrupt control register 05	ICR05	W, R/W		ХХХХО111в
В6н	Interrupt control register 06	ICR06	W, R/W		ХХХХО111в
В7н	interrupt control register 07	ICR07	W, R/W		ХХХХ0111в
<b>В</b> 8н	Interrput control register 08	ICR08	W, R/W		ХХХХ0111в
<b>В</b> 9н	Interrupt control register 09	ICR09	W, R/W		ХХХХ0111в
ВАн	Interrupt control register 10	ICR10	W, R/W		ХХХХ0111в
BBн	Interrupt control register 11	ICR11	W, R/W	—	X X X X 0 1 1 1 <sub>B</sub>
ВСн	Interrupt control register 12	ICR12	W, R/W	—	X X X X 0 1 1 1 <sub>B</sub>
BDн	Interrupt control register 13	ICR13	W, R/W		ХХХХО111в
ВЕн	Interrupt control register 14	ICR14	W, R/W		ХХХХО111в
BF <sub>H</sub>	Interrupt control register 15	ICR15	W, R/W	—	ХХХХО111в
С0н	Chip select area mask register	CMR0	R/W	Chip select function	00001111в

(Continued)

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value			
С1н	Chip select area register	CAR0	R/W		11111111			
С2н	Chip select area mask register	CMR1	R/W	_	00001111в			
СЗн	Chip select area register	CAR1	R/W	_	11111111			
С4н	Chip select area mask register	CMR2	R/W	_	00001111в			
С5н	Chip select area register	CAR2	R/W		11111111			
С6н	Chip select area mask register	CMR3	R/W		00001111в			
С7н	Chip select area register	CAR3	R/W		1111111			
С8н	Chip select control register	CSCR	R/W	_	000*в			
С9н	Chip select active level register	CALR	R/W		0000в			
САн		TMOOD			00000000			
СВн	Timer control status register	TMCSR	R/W	16-bit reload timer	0000в			
ССн	16-bit timer register/		R/W		XXXXXXXXAB			
СDн	16-bit reload register	TMR/TMRLR	R/VV		ллллллв			
СЕн		(Reserved ar	ea)					
CFн	PLL output control register	PLLOS	W	Low-power operation	ХОв			
D0H to FFH		(External area)						
100н to #н		(RAM area	ı)					
1FF0⊦	Program address detection resister 0 (Low order address)							
1FF1⊦	Program address detection resister 0 (Middle order address)	PADR0	R/W	Address match detection function	XXXXXXXXB			
1FF2⊦	Program address detection resister 0 (High order address)							
1FF3⊦	Program address detection resister 1 (Low order address)							
1FF4⊦	Program address detection resister 1 (Middle order address)	PADR1	R/W	Address match detection function	XXXXXXXXB			
1FF5⊦	Program address detection resister 1 (High order address)							

\* : These registers are only for MB90485 series.

They are used as the reserved area on MB90480 series.

Descriptions for read/write

R/W : Readable and writable

- R : Read only
- W : Write only

Descriptions for initial value

- 0 : The initila value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : This bit is not used.
- \* : The initial value of this bit is "1" or "0". The value depends on the mode pin (MD2, MD1 and MD0).

### ■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

	μDMA cnannel	Interru	pt vector	Interrupt control register		
Interrupt source	number	Number	Address	Number	Address	
Reset		#08	FFFFDC <sub>H</sub>			
INT9 instruction	—	#09	FFFFD8H			
Exception	—	#10	FFFFD4H			
INTO	0	#11	FFFFD0H	10000	0000000	
INT1	×	#12	FFFFCC <sub>H</sub>	ICR00	0000В0н	
INT2	×	#13	FFFFC8H	10004	000004	
INT3	×	#14	FFFFC4H	ICR01	0000B1н	
INT4	×	#15	FFFFC0H	10000	000000	
INT5	×	#16	FFFFBC <sub>H</sub>	ICR02	0000В2н	
INT6	×	#17	FFFFB8 <sub>H</sub>		0000000	
INT7	×	#18	FFFFB4н	ICR03	0000ВЗн	
PWC1 (MB90485 series only)	×	#19	FFFFB0H		0000004	
PWC2 (MB90485 series only)	×	#20	<b>FFFFAC</b> H	ICR04	0000 <b>B4</b> н	
PWC0 (MB90485 series only)	1	#21	FFFFA8H		0000 <b>B</b> 5н	
PPG0/PPG1 counter borrow	2	#22	FFFFA4H	ICR05	UUUUDOH	
PPG2/PPG3 counter borrow	3	#23	FFFFA0H	ICR06	0000000	
PPG4/PPG5 counter borrow	4	#24	FFFF9CH		0000В6н	
8/16-bit up/down counter timer compare/underflow/overflow/ inversion (ch0, 1)	×	#25	FFFF98H	ICR07	0000 <b>B7</b> н	
Input capture (ch0) load	5	#26	FFFF94H			
Input capture (ch1) load	6	#27	FFFF90H	ICR08	0000000	
Output compare (ch0) match	8	#28	FFFF8CH		0000 <b>B</b> 8н	
Output compare (ch1) match	9	#29	FFFF88H	ICR09	0000 <b>В</b> 9н	
Output compare (ch2) match	10	#30	FFFF84н	ICRU9	0000098	
Output compare (ch3) match	×	#31	FFFF80H	ICR10	0000ВАн	
Output compare (ch4) match	×	#32	FFFF7C <sub>H</sub>		UUUUDAH	
Output compare (ch5) match	×	#33	FFFF78н		0000000	
UART sending completed	11	#34	FFFF74н	ICR11	0000BBн	
16-bit free run timer overflow, 16-bit reload timer underflow	12	#35	FFFF70H	ICR12	0000BCн	
UART receiving compleated	7	#36	FFFF6CH			
SIO1	13	#37	FFFF68н	ICR13	0000BDн	
SIO2	14	#38	FFFF64H		UUUUBDH	

(Continued)

Interrupt source	μDMA channel	Interru	pt vector	Interrupt co	ntrol register
interrupt source	number	Number	Address	Number	Address
I <sup>2</sup> C interface (MB90485 series only)	×	#39	FFFF60H	ICR14	0000BEH
A/D conversion	15	#40	FFFF5CH	ICK14	UUUUDEH
FLASH write/erase, timebase timer,watch timer *	×	#41	FFFF58H	ICR15	0000BFн
Delay interrupt generator module	×	#42	FFFF54H		

 $\times$ : Interrupt request flag not cleared by the interrupt clear signal.

If there are two interrupt sources for the same interrupt number, the resource will clear both interrupt request flags at the DMAC interrupt clear signal. Therefore if either of the two sources uses the DMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the corresponding resource should be set to "0" and interrupt requests from that resource should be handled by software polling.

\*: Caution : The FLASH write/erase, timebase timer, and watch timer cannot be used at the same time.

### PERIPHERAL RESOURCES

#### 1. I/O Ports

The I/O ports perform the functions of either sending data from the CPU to the I/O pins, or loading information from the I/O into the CPU, according to the setting of the corresponding port register (PDR). The input/output direction of each I/O pin can be set in individual bit units by the port direction register (DDR) for each port. The MB90480/485 series has 84 input/output pins. The I/O ports are port 0 through port A.

#### (1) Port Data Registers

PDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 000000H	P07	P06	P05	P04	P03	P02	P01	P00	Undefined	R/W*1
PDR1	7	6	5	4	3	2	1	0		
Address : 000001н	P17	P16	P15	P14	P13	P12	P11	P10	Undefined	R/W*1
PDR2	7	6	5	4	3	2	1	0		
Address : 000002н	P27	P26	P25	P24	P23	P22	P21	P20	Undefined	R/W*1
PDR3	7	6	5	4	3	2	1	0		
Address : 000003н	P37	P36	P35	P34	P33	P32	P31	P30	Undefined	R/W*1
PDR4	7	6	5	4	3	2	1	0		
Address : 000004н	P47	P46	P45	P44	P43	P42	P41	P40	Undefined	R/W*1
PDR5	7	6	5	4	3	2	1	0		
Address : 000005н	P57	P56	P55	P54	P53	P52	P51	P50	Undefined	R/W*1
PDR6	7	6	5	4	3	2	1	0		
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	Undefined	R/W*1
PDR7	7	6	5	4	3	2	1	0		
Address : 000007н	P77	P76	P75	P74	P73	P72	P71	P70	Undefined*2	R/W*1
PDR8	7	6	5	4	3	2	1	0		
Address : 000008н	P87	P86	P85	P84	P83	P82	P81	P80	Undefined	R/W*1
PDR9	7	6	5	4	3	2	1	0		
Address : 000009н	P97	P96	P95	P94	P93	P92	P91	P90	Undefined	R/W*1
PDRA	7	6	5	4	3	2	1	0		
Address : 00000AH	—	—			PA3	PA2	PA1	PA0	Undefined	R/W*1

\*1 : The R/W indication for I/O ports is somewhat different than R/W access to memory, and involves the following operations. • Input mode

Read : Reads the corresponding siganl pin level. Write : Writes to the output latch.

• Output mode Read : Reads the value from the data register latch. Write : Outputs the value to the corresponding signal pin.

\*2 : The initial value of this bit is "11XXXXXB" on MB90485 series.

(2) Port Direction Registers

	tegister	5								-
DDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 000010H	D07	D06	D05	D04	D03	D02	D01	D 00	0000000в	R/W
DDR1	7	6	5	4	3	2	1	0		
Address : 000011H	D17	D16	D15	D14	D13	_ D12	D11	D10	0000000в	R/W
DDR2	7	6	5	4	3	2	1	0		
Address : 000012н	D27	D26	D25	4 D24	D23	D22	D21	D20	0000000в	R/W
DDR3	7	6	5	4	3	2	1	0		
Address : 000013н	D37	D36	D35	4 D34	D33	D32	D31	D30	0000000в	R/W
DDR4	7	6	5	4	3	2	1	0		
Address : 000014н	D47	0 D46	5 D45	4 D44	D43	2 D42	D41	D40	0000000в	R/W
DDR5			<b>-</b>	4						
Address : 000015н	7 D57	6 D56	5 D55	4 D54	3 D53	2 D52	1 D51	0 D50	0000000в	R/W
DDR6										
Address : 000016н	7 D67	6 D66	5 D65	4 D64	3 D63	2 D62	1 D61	0 D60	0000000в	R/W
DDR7										
Address : 000017н	7 D77* <sup>1</sup>	6 D76* <sup>1</sup>	5 D75	4 D74	3 D73	2 D72	1 D71	0 D70	0000000 <sub>В</sub> *2	R/W
DDR8					_					
Address : 000018 <sub>H</sub>	7 D87	6 D86	5 D85	4 D84	3 D83	2 D82	1 D81	0 D80	0000000в	R/W
DDR9		000	000		000	002	001	000		-
	7	6	5	4	3	2	1	0	000000-	
Address : 000019н	D97	D96	D95	D94	D93	D92	D91	D90	0000000в	R/W
DDRA	7	6	5	4	3	2	1	0		
Address : 00001AH	—	—	_	—	DA3	DA2	DA1	DA0	0000 <sub>в</sub>	R/W

\*1 : The value is set to "-" on MB90485 series only.

\*2 : The initial value of this bit is "XX000000B" on MB90485 series only.

• When a set of pins is functioning as a port, the corresponding signal pins are controlled as follows.

0 : Input mode

1 : Output mode Reset to "0".

Notes : • When any of these register are accessed using a read-modify-write type instruction (such as a bit set instruction), the bit specified in the instruction will be set to the indicated value. However, the contents of output registers corresponding to any other bits having input settings will be rewritten to the input values of those pins at that time.

For this reason, when changing any pin that has been used for input to output, first write the desired value to the PDR register before setting the DDR register for output.

• P76, P77 (MB90485 series only)

This port has no DDR. To use P77, P76 and I<sup>2</sup>C pins, set the PDR value to "1" so that port data remains enabled (to use P77 adn P76 for general purposes, disable I<sup>2</sup>C). The port is an open drain output (with no Pch).

To use it as an input port, therefore, set the PDR to "1" to turn off the output trangistor and add a pull-up resistor to the external output.

#### (3) Port Input Resistance Registers

RDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00001CH	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000в	R/W
RDR1	7	6	5	4	3	2	1	0		
Address : 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000в	R/W

These registers control the use of pull-up resistance in input mode.

0 : No pull-up resistance in input mode.

1 : With pull-up resistance in input mode.

In output mode, these registers have no significance (no pull-up resistance) . Input/output mode settings are controlled by the port direction (DDR) registers.

In case of a stop (SPL = 1), no pull-up resistance is applied (high impedance). This function is prohibited when an external bus is used. Do not write to these registers.

#### (4) Port Output Pin Registers

	OD73 OD72 OD71	I OD70 00000000B*2 R/W	
ODR4 <u>7 6 5 4 3</u>	3 2 1	0	
Address : 00001BH OD47 OD46 OD45 OD44 OD	OD43 OD42 OD41	I <sub>ОD40</sub> 0000000 <sub>в</sub> R/W	

\*1 : The value is set to "-" on MB90485 series only.

\*2 : The initial value of this bit is "XX000000B" on MB90485 series only.

These registers control open drain settings in output mode.

0 : Standard output port functions in output mode.

1 : Open drain output port in output mode.

In input mode these registers have no significance (Hi-Z output) . Input/output mode settings are controlled by direction (DDR) registers. This function is prohibited when an external bus is used. Do not write to these registers.

#### (5) Analog Input Enable Register

ADER	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00001FH	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	11111111в	R/W

This resister controls the port 6 pins as follows.

0 : Port input/output mode.

1 : Analog input mode. The default value at reset is all "1".

#### (6) Up-down Timer Input Enable Register

UDER	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00000Bн	—		UDE5	UDE4	UDE3	UDE2	UDE1	UDE0	XX000000b	R/W

This register controls the port 3 pins as follows.

0 : Port input mode.

1 : Up/down timer input mode. The default value at reset is "0".

The MB90480/485 series uses the following setting values : UDE0 : P30/AIN0, UDE1 : P31/BIN0/UDE2 : P32/

ZIN0, UDE3 : P33/AIN1, UDE4 : P34/BIN1, UDE5 : P35/ ZIN1


### 2. UART

The UART is a serial I/O port for asynchronous (start-stop synchronized) communication as well as CLK synchronized communication.

- Full duplex double buffer
- Transfer modes : asynchronous (start-stop synchronized) , or CLK synchronized (no start bit or stop bit) .
- Multi-processor mode supported.
- Embedded proprietary baud rate generator Asynchronous : 76923/38461/19230/9615/500 K/250 Kbps CLK synchronized : 16 M/8 M/4 M/2 M/1 M/500 Kbps
- External clock setting available, allows use of any desired baud rate.
- Can use internal clock feed from PPG1.
- Data length : 7-bit (asynchronous normal mode only) or 8-bit.
- Master/slave type communication functions (in multi-processor mode) .
- Error detection functions (parity, framing, overrun)
- Transmission signals are NRZ encorded.
- DMAC supported (for receiving/sending)

### (1) Register List

15				87				0	
	CDCR					_			
	SCR				SMR				
	SSR				SIDR (R)/SODR (W)				
	8 bit►			• •		8 bit —	 -		
Serial mode register (SMR)	)								
	7	6	5	4	3	2	1	0	
000020н	MD1	MD0	CS2	CS1	CS0	Reserved	SCKE	SOE	
	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W X	R/W 0	R/W 0	Initial value
Serial control register (SCF	-	-	-	-	č	~		-	
	15	14	13	12	11	10	9	8	
000021н	PEN	Р	SBL	CL	A/D	REC	RXE	TXE	
	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	W 1	R/W 0	R/W 0	Initial value
Serial I/O register (SIDR/SODR)									
	7	6	5	4	3	2	1	0	
000022н	D7	D6	D5	D4	D3	D2	D1	D0	
	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	Initial value
Serial data register (SSR)									
	15	14	13	12	11	10	9	8	
000023н	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE	
	R 0	R 0	R 0	R 0	R 1	R/W 0	R/W 0	R/W 0	Initial value
Communication prescaler control register (CDCR)									
000007	15	14	13	12	11	10	9	8	
000025н	MD	SRST	_	_	DIV3	DIV2	DIV1	DIV0	
	R/W 0	R/W 0	_		R/W 0	R/W 0	R/W 0	R/W 0	Initial value



### 3. Expanded I/O Serial Interface


The expanded I/O serial interface is an 8-bit  $\times$  1-channel serial I/O interface for clock synchronized data transmission. A selection of LSB-first or MSB-first data transmission is provided.

There are two serial I/O operation modes.

- Internal shift clock mode : Data transmission is synchronized with the internal clock siganl.
- External shift clock mode
- : Data transmission is synchronized with a clock signal input from the external clock signal pin (SCK). In this mode the general-purpose port that shares the external clock signal pin (SCK) can be used for transmission according to CPU instructions.

#### (1) Register List

Serial mode control status register (SMCS)									
Address : 000027н [ 00002Вн [	15	14	13	12	11	10	9	8	Initial value
	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	0000010в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
000000	7	6	5	4	3	2	1	0	
Address : 000026н 00002Ан	—	—	—	—	MODE	BDS	SOE	SCOE	0000в
					R/W	R/W	R/W	R/W	
Serial data register (SDR)									
000028	7	6	5	4	3	2	1	0	
Address : 000028н 00002Сн [	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Communication prescaler control register (SDCR0, SDCR1)									
Address : 000029н [00002Dн	15	14	13	12	11	10	9	8	
	MD		—		DIV3	DIV2	DIV1	DIV0	00000в
	R/W	—	—	—	R/W	R/W	R/W	R/W	



### 4. 8/10-bit A/D Converter

The A/D converter converts analog input voltage input voltages to digital values, and provides the following features.


- Conversion time : minimum 3.68 μs per channel (92 machine cycles at 25 MHz machine clock, including sampling time)
- Sampling time : minimum 1.92 μs per channel (48 machine cycles at 25 MHz machine clock)
- RC sequential comparison conversion method, with sample & hold circuit.
- 8-bit or 10-bit resolution
- Analog input selection of 8 channels Single conversion mode : Conversion from one selected channel.
   Scan conversion mode : Conversion from multiple consecutive channels, programmable selection of up to 8 channels.
   Continuous conversion mode : Repeated conversion of specified channels.

Stop conversion mode : Conversion from one channel followed by a pause until the next activation.

- At the end of A/D conversion, an A/D conversion completed interrupt request can be generated. The interrupt can be used activate the μDMA in order to transfer the results of A/D conversion to memory for efficient continuous processing.
- The starting factor conversion may be selected from software, external trigger (falling edge), or timer (rising edge).

ol status	: reaiste	vr)						
7	6	5	4	3	2	1	0	
MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	
0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	←Initial value ←Bit attributes
15	14	13	12	11	10	9	8	
BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	
0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 W	0 R/W	←Initial value ←Bit attributes
register	)							
7	6	5	4	3	2	1	0	
D7	D6	D5	D4	D3	D2	D1	D0	
X R	X R	X R	X R	X R	X R	X R	X R	←Initial value ←Bit attributes
15	14	13	12	11	10	9	8	
S10	ST1	ST0	CT1	CT0	_	D9	D8	
0 R/W	0 W	0 W	0 W	0 W	X R	X R	X R	←Initial value ←Bit attributes
	7 MD1 0 R/W 15 BUSY 0 R/W register) 7 D7 X R 15 S10 0	7         6           MD1         MD0           0         0           R/W         R/W           15         14           BUSY         INT           0         0           R/W         R/W           register)         7           7         6           D7         D6           X         X           R         R           15         14           S10         ST1           0         0	MD1         MD0         ANS2           0         0         0           R/W         R/W         R/W           15         14         13           BUSY         INT         INTE           0         0         0           R/W         R/W         R/W           register)         7         6           7         D6         D5           X         X         X           R         R         R           15         14         13           S10         ST1         ST0           0         0         0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	7         6         5         4         3         2         1         0           MD1         MD0         ANS2         ANS1         ANS0         ANE2         ANE1         ANE0           0

#### (1) Register List



# 5. 8/16-bit PPG

The 8/16-bit PPG is an 8-bit reload timer module that produces a PPG output using a pulse from the timer operation. Hardware resources include  $6 \times 8$ -bit down counters,  $12 \times 8$ -bit reload timers,  $3 \times 16$ -bit control registers, 6 external bus output pins, and 6 interrupt outputs. Note that MB90480/485 series has six channels for 8-bit PPG use, which can also be combined as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5 to operate as a three-channel 16-bit PPG. The following is a summary of functions.


- 8-bit PPG output 6-channel independent mode : Provides PPG output operation on six independent channels.
- 16-bit PPG output operation mode : Provides 16-bit PPG output on three channels. The six original channels are used in combination as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5.
- 8 + 8-bit PPG operation mode : Output from PPG0 (PPG2/PPG4) is used as clock input to PPG1 (PPG3/ PPG5) to provide to 8-bit PPG output at any desired period length.
- PPG output operation : Produces pulse waves at any desired period and duty ratio. The PPG module can also be used with external cirsuits as a D/A converter.

	7	6	5	4	3	2	1	0	
00003Ан 00003Сн	PEN0	_	PE00	PIE0	PUF0	_	_	Reserved	
00003Eн	R/W		R/W	R/W	R/W				Read/write
	0	Х	0	0	0	Х	Х	1	Initial value
PGC1/PPGC	3/PPGC	5 (PPG	1/PPG3	3/PPG5	operatio	on mode	e contro	l register)	1
000000	15	14	13	12	11	10	9	8	
00003Bн 00003Dн	PEN1		PE10	PIE1	PUF1	MD1	MD0	Reserved	
00003Fн	R/W		R/W	R/W	R/W	R/W	R/W		Read/write
	0	Х	0	0	0	0	0	1	Initial value
PG01/PPG2	B/PPG45	5 (PPGC	) to PPC	35 outpu	ut contro	l registe	er)		
000040н	7	6	5	4	3	2	1	0	
000040н 000042н	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	
000044н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/write
	0	0	0	0	0	0	0	0	Initial value
PLL0 to PPL	L5 (Relo	ad regis	ster L)						
00002Eн	7	6	5	4	3	2	1	0	
000030н 000032н	D07	D06	D05	D04	D03	D02	D01	D00	
000032н 000034н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/write
000036н	Х	Х	Х	Х	Х	Х	Х	Х	Initial value
000038н									
PLH0 to PPL	H5 (Rel	oad regi	ister H)						
00000	15	14	13	12	11	10	9	8	
00002Fн 000031н		,							
00002Fн 000031н 000033н	D15	D14	D13	D12	D11	D10	D09	D08	
000031н		D14 R/W X	D13 R/W X	D12 R/W X	D11 R/W X	D10 R/W X	D09 R/W X	D08 R/W X	Read/write Initial value


#### (1) Register List

# (2) Block Diagram

• 8-bit PPG channel 0/2/4 block Diagram



## • 8-bit PPG ch1/3/5 Block Diagram



# 6. 8/16-bit up/down Counter/Timer

8/16-bit up/down counter/timer consists of up/down counter/timer circuits including six event input pins, two 8-bit up/down counters, two 8-bit reload/compare registers, as well as the related control circuits.

### (1) Principal Functions

- 8-bit count register enables counting in the range 0 to 256.
  - (In 16-bit  $\times$  1 mode, counting is enabled in the range 0 to 65535)
- Count clock selection provides four count modes.
- Count modes \_\_\_\_\_ Timer mode

Up down count mode

—— Phase differential count mode (  $\times$  2)

- Phase differential count mode ( $\times 8$ )
- In timer mode, there is a choice of two internal count clock signals.

Count clock \_\_\_\_\_ 125 ns (8 MHz : × 2)

(at 16 MHz operation)  $-0.5 \,\mu\text{s}$  (2 MHz :  $\times$  8)

• In up/down count mode there is a choice of trigger edge detection for the input signal from external pins.

Edge detection — Falling edge detection

Rising edge detection

—— Both rising/falling edge detection

— Edge detection disabled

- In phase differential count mode, to handle encoder counting for mortors, the encode A-phase, B-phase, and Z-phase are each input, enabling easy and highly accurate counting of angle of rotation, speed of rotation, etc.
- The ZIN pin provides a selection of two functions

ZIN pin \_\_\_\_\_ Counter clear function

——Gate functions

• A compare function and reload function are provided, each for use separately or in combination. Both functions can be activated together for up/down counting in any desired bandwidth.

Compare/reload function \_\_\_\_\_ Compare function (output interrupt at compare events)


- Compare function (output interrupt and clear counter at compare events)
- —— Reload function (output interrupt and reload at underflow events)
- —— Compare/reload function

(output interrupt and clear counter at compare events, output interrupt and reload at underflow events)

- ----- Compare/reload disabled
- Individual control over interrupts at compare, reload (underflow) and overflow events.
- Count direction flag enables identification of the last previous count direction.
- Interrupt generated when count direction changes.

# (2) Register List

15				87				0	
	ι	UDCR1		_	I	JDCR0		-	
		RCR1				RCR0			
	Rese	erved ar	ea			CSR0			
	(	CCRH0				CCRL0			
	Rese	erved ar	ea			CSR1			
		CCRH1				CCRL1			
		-8 bit				-8 bit		<b>→</b>	
ر CCRH0 (Counter Control R	egister	High ch	0)	I				I	
	15	14	13	12	11	10	9	8	Initial value
Address : 00006DH	M16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	0000000в
	R/W								
CCRH1 (Counter Control R	egister	High ch	1)						
Address ∶000071⊦	15	14	13	12	11	10	9	8	Initial value -000000₀
AUUIESS . 0000/ 1H	—	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	-000000B
CODI 0/4 /Occurrent Occurrent	Desiste	R/W							
CCRL0/1 (Counter Control	0		,		0	0	4	0	Initial value
Address : 00006Cн	7 UDMS	6 CTUT	5 UCRE	4 RLDE	3 UDCC	2 CGSC	1 CGE1	0 CGE0	0Х00Х000в
Address : 000070н	R/W	 	R/W	R/W	W	R/W	R/W	R/W	
CSR0/1 (Counter Status Re				10,00	••	10,00	10,00	10/00	
,	7	6	5	4	3	2	1	0	Initial value
Address : 000072⊦ Address : 000074⊦	CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R	R	
UDCR0/1 (Up Down Count	Registe	er ch0/c	h1)						luitiel celue
Address : 000069⊦	15	14	13	12	11	10	9	8	Initial value 0000000₀
	D17	D16	D15	D14	D13	D12	D11	D10	0000000B
	R	R	R	R	R	R	R	R	
	7	6	5	4	3	2	1	0	Initial value
Address : 000068⊦	D07	D06	D05	D04	D03	D02	D01	D00	0000000в
	R	R	R	R	R	R	R	R	
RCR0/1 (Reload/Compare	0		,						Initial value
Address : 00006BH	15	14	13	12	11	10	9	8	Initial value 0000000₀
/ ddi 055 . 00000Dh	D17	D16	D15	D14	D13	D12	D11	D10	
	W	W	W	W	W	W	W	W	
	7	6	5	4	3	2	1	0	Initial value
Address : 00006AH	D07	D06	D05	D04	D03	D02	D01	D00	0000000в
	W	W	W	W	W	W	W	W	




# 7. DTP/External Interrupt

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F<sup>2</sup>MC-16LX CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the F<sup>2</sup>MC-16LX CPU to activate the extended intelligent  $\mu$ DMA or interrupt processing.

# (1) Detailed Register Descriptions

Interrupt/DTP Enable Reg	ister (El	NIR : En	able Int	errupt F	Request	Registe	er)		
ENIR	7	6	5	4	3	2	1	0	Initial value
Address : 00000CH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Interrupt/DTP Source Reg	ister (E	IRR : Ex	ternal I	nterrupt	Reques	st Regis	ter)		
EIRR	15	14	13	12	11	10	9	8	Initial value
Address : 00000Dн	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	XXXXXXXXB
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Interrupt Level Setting Reg	gister (E	LVR : E	xternal	Level R	egister)				
	7	6	5	4	3	2	1	0	Initial value
Address : 00000EH	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
	15	14	13	12	11	10	9	8	Initial value
Address : 00000FH	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-




# 8. 16-bit Input/Output Timer

The 16-bit input/output timer module is composed of one 16-bit free run timer, six output compare and two input capture modules. These functions can be used to output six independent waveforms based on the 16-bit free run timer, enabling input pilse width measurement and external clock frequency measurement.

#### • Register List

• 16-bit free run timer		
15 000066/67н	CPCLR	Compare-clear register
000062/63н	TCDT	Timer counter data register
000064/65н	TCCS	Control status register
• 16-bit output compare 00004A, 4C, 4E, 50, 52, 54н 00004B, 4D, 4F, 51, 53, 55н 000056, 58, 5Ан 000057, 59, 5Вн	OCCP0 to OCCP5 OCS1/3/5 OCS	0 Output compare register
16-bit input capture		
00005С, 5Ен 00005D, 5Fн	IPCP0, IPCP1	0 Input capture data register
000060н	ICS	Input capture control register

Block Diagram



# (1) 16-bit Free Run Timer

The 16-bit free run timer is composed of a 16-bit up-down counter and control status register.


The counter value of this timer is used as the base timer for the input capture and output compare.

- The counter operation provides a choice of eight clock types.
- A counter overflow interrupt can be produced.
- A mode setting is available to initialize the counter value whenever the output compare value matches the value in the compare clear register.

#### • Register List

Compare clear register (C	Compare clear register (CPCLR)												
_	15	14	13	12	11	10	9	8	Initial value				
000067н	CL15	CL14	CL13	CL12	CL11	CL10	CL09	CL08	XXXXXXXXB				
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	7	6	5	4	3	2	1	0	Initial value				
000066н	, CL07	CL06	CL05	CL04	CL03	CL02	CL01	CL00	XXXXXXXXB				
L	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
						10.11	10,11	1011					
Timer counter data regist		,							Initial value				
000063н	15	14	13	12	11	10	9	8	0000000в				
000003H	T15	T14	T13	T12	T11	T10	T09	T08	00000008				
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	7	6	5	4	3	2	1	0	Initial value				
000062н	T07	T06	T05	T04	T03	T02	T01	Т00	0000000в				
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	1				
Timer control status regis	tor (TC)	(2)											
Timer control status regis	•	,	10	10	11	10	0	8	Initial value				
000065н	15 ECKE	14	13	12 MSI2	11 MSI1	10 MSI0	9 ICLR	ICRE	000000в				
					_				J				
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
000004	7	6	5	4	3	2	1	0	Initial value				
<b>000064</b> н	IVF	IVFE	STOP	MODE	SCLR	CLK2	CLK1	CLK0	0000000в				
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					

Block Diagram



## (2) Output Compare


The output compare module is composed of a 16-bit compare register, compare output pin group, and control register. When the value in the compare register in this module matches the 16-bit free run timer, the pin output levels can be inverted and an interrupt generated.

- There are six compare registers in all, each operating independently. A setting is available to allow two compare registers to be used to control output.
- Interrupts can be set in terms of compare match events.

#### • Register List

	15	14	13	12	11	10	9	8	Initial value
00004Bн	C15	C14	C13	C12	C11	C10	C09	C08	0000000в
00004Dн 00004Fн 000051н 000053н 000055н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	7	6	5	4	3	2	1	0	Initial value
00004Ан 00004Сн	C07	C06	C05	C04	C03	C02	C01	C00	0000000в
00004Eн 000050н 000052н 000054н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Output control registers (	DCS1/C	CS3/00	CS5)						
	15	14	13	12	11	10	9	8	Initial value
000057н 000059н	_	—	_	CMOD	OTE1	OTE0	OTD1	OTD0	00000в
00005Bн			—	R/W	R/W	R/W	R/W	R/W	
Output control registers (	DCS0/C	CS2/00	CS4)						
	7	6	5	4	3	2	1	0	Initial values
000056н	ICPIC	ICP0	ICE1	ICE0		_	CST1	CST0	000000в
000058н 000058н									

Block Diagram




# (3) Input Capture


The input capture module performs the functions of detecting the rising edge, falling edge, or both edges of signal input from external circuits, and saving the 16-bit free run timer value at that moment to a register. An interrupt can also be generated at the instant of edge detection.

The input capture module consists of input capture registers and a control register. Each input capture module has its own external input pin.

- Section of three types of valid edge for external input signals. Rising edge, falling edge, both edges.
- An interrupt can be generated when a valid edge is detected in the external input signal.
- Register List



Block Diagram





# 9. I<sup>2</sup>C Interface (MB90485 series only)

The I<sup>2</sup>C interface is a serial I/O port supporting the Inter IC BUS. Serves as a master/slave device on the I<sup>2</sup>C bus. The I<sup>2</sup>C interface has the following functions.

- Master/slave transmit/receive
- Arbitration function
- Clock synchronization
- Slave address/general call address detection function
- Forwarding direction ditection function
- Start condition repeated generation and detection
- Bus error detection function

#### (1) Register List






# 10. 16-bit Reload Timer

The 16-bit reload timer provides a choice of functions, including internal clock signals that count down in synchronization with three types of internal clock, as well as an event count mode that counts down at specified edge detection events in pulse signals input from external pins. This timer defines an underflow as a change in count value from  $0000_{H}$  to FFFF<sub>H</sub>. Thus an underflow will occur when counting from the value "reload register setting value + 1". The choice of counting operations includes reload mode, in which the count setting values is reload and counting continues following an underflow event, and one-shot mode, in which an underflow event causes counting to stop. An interrupt can be generated at counter underflow, and the timer is DTC compatible.

## (1) Register List


• TMCSR (Tim Timer control state			-	,					
	15	14	13	12	11	10	9	8	
0000CBн	—	—		—	CSL1	CSL0	MOD2	MOD1	
	_	_	_	_	R/W 0	R/W 0	R/W 0	R/W 0	Read/Write Initial value
Timer control statu	us regist	ter (low)	) (TMCS	SR)					
	7	6	5	4	3	2	1	0	
0000CAн	MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG	
	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	Read/Write Initial value
<ul> <li>16-bit timer re TMR/TMRLR (high</li> </ul>	-	16-bit re	eload reg	gister					
	15	14	13	12	11	10	9	8	
0000CDн	D15	D14	D13	D12	D11	D10	D09	D08	
	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	Read/Write Initial value
TMR/TMRLR (low	')								
	7	6	5	4	3	2	1	0	
0000CCн	D07	D06	D05	D04	D03	D02	D01	D00	
	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	Read/Write Initial value




# 11. μPG Timer (MB90485 only)

The  $\mu$ PG timer performs pulse output in response to the external input.

# (1) Register List





# 12. PWC Timer (MB90485 only)

The PWC timer is a 16-bit multifunction up-count timer capable of measuring the pulse width of the input signal. A total of three channels are provided, each consisting of a 16-bit up-count timer, an input pulse divider & divide ratio control register, a measurement input pin, and a 16-bit control register. These components provide the following functions.

Timer function : • Capable of generating an interrupt request at fixed intervals specified.


• The internal clock used as the reference clock can be selected from among three types.

Pulse width measurement function : • Measures the time between arbitrary events based on external pulse inputs.

- The internal clock used as the reference clock can be selected from among three types.
- Measurement modes
  - H pulse width ( $\uparrow$  to  $\downarrow$ ) /L pulse width ( $\uparrow$  to  $\downarrow$ )
  - Rising cycle ( $\uparrow$  to  $\uparrow$ ) /Falling cycle ( $\downarrow$  to  $\downarrow$ )
  - Measurement between edges ( $\uparrow$  or  $\downarrow$  to  $\downarrow$  or  $\uparrow$ )
- The 8-bit input divider can be used for division measurement by dividing the input pulse by 22 ns (n = 1, 2, 3, 4).
- An interrupt can be generated upon completion of measurement.
- One-time measurement or fast measurement can be selected.

# (1) Register list

PWC control status reg	ister (P\	NCSR	) to PV	VCSR2	)				
<b>000077</b> н	15	14	13	12	11	10	9	8	Initial value
00007Bн	STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	Reserved	000000Хв
00007Fн	R/W	R/W	R	R/W	R/W	R/W	R	_	
PWC control status reg	ister (P\	NCSR	) to PV	VCSR2	)				hettigt verbug
000076н	7	6	5	4	3	2	1	0	Initial value 0 0 0 0 0 0 0 0 в
00007Ан	CKS1	CKS0	PIS1	PIS0	S/C	MOD2	MOD1	MOD0	00000008
00007Eн	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PWC data buffer regist	er (PWC	CR0 to I	PWCR	2)					
000079н	15	14	13	12	11	10	9	8	Initial value
00007Dн	D15	D14	D13	D12	D11	D10	D9	D8	00000000
<b>000081</b> н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PWC data buffer regist	er (PWC	CR0 to I	PWCR	2)					Initial value
000078 <sub>H</sub>	7	6	5	4	3	2	1	0	
00007Сн	D7	D6	D5	D4	D3	D2	D1	D0	00000008
000080н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Dividing ratio control re	gister (D	DIVR0 t	o DIVF	R2)					
000082н	7	6	5	4	3	2	1	0	Initial value 0 0 в
000084н	-	-	-	-	-	-	DIV1	DIV0	UUB
000086н	_	-	_	-	-	-	R/W	R/W	





#### 59

## 13. Watch Timer

The watch timer is a 15-bit timer using the sub clock. This circuit can generate interrupts at predetermined intervals. Also a setting is available to enable it to be used as the clock source for the watchdog timer.

## (1) Register List







# 14. Watchdog timer

The watchdog timer is a 2-bit counter that uses the output from the timebase timer or watch timer as acount clock signal, and will reset the CPU if not cleared within a predetermined time interval after it is activated.

# (1) Register List







# 15. Timebase Timer

The timebase timer is an 18-bit free run counter (timebase counter) that counts up in synchronization with the internal count clock signal (base oscillator  $\times$  2), and functions as an interval timer with a choice of four types of time intervals. Other functions provided by this module include timer output for the oscillator stabilization wait period, and operating clock signal feed for other timer circuits such as the watchdog timer.

### (1) Register List






# 16. Clock


The clock generator module controls the operation of the internal clock circuits that serve as the operating clock for the CPU and peripheral devices. This internal clock is referred to as the machine clock, and one cycle os refferd to as a machine cycle. Also, the clock signals from the base oscillator are called the oscillator clock, and those from the PLL oscillator are called the PLL clock.

# (1) Register List

Clock select registe	er (CKS	SCR)							
	15	14	13	12	11	10	9	8	
0000A1н	SCM	MCM	WS1	WS0	SCS	MCS	CS1	CS0	
-	R 1	R 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 0	Read/write Initial value
PLL output select r	egister	(PLLOS	S)						
_	15	14	13	12	11	10	9	8	
0000CFH		_			_	_	—	PLL2	
_	_	_		_	_	_	W X	W 0	Read/write Initial value



#### (3) Clock Feed Map



# 17. Low-power Consumption Mode

The MB90480/485 series uses operating clock selection and clock operation controls to provide the following CPU operating modes :

Clock modes

(PLL clock mode, main clock mode, sub clock mode)


CPU intermittent operating modes

(PLL clock intermittent mode, main clock intermittent mode, sub clock intermittent mode)


Standby modes
 (Sleep mode, timebase timer mode, stop mode, watch mode)

### (1) Register List

ow-power mode	control	register	(LPMCI	٦)					
	7	6	5	4	3	2	1	0	
0000А0н	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	
	W	W	R/W	W	R/W	R/W	R/W	R/W	Read/write
	0	0	0	1	1	0	0	0	Initial value




# (3) Status Transition Chart




# 18. External Bus Pin Control Circuit

The external bus pin control circuit controls the external bus pins used to expand the CPU address/data bus connections to external circuits.

## (1) Register List





### **19. Chip Select Function Description**


The chip select module generators a chip select signals, which are used to facilitate connections to external memory devices. The MB90480/485 series has four chip select output pins, each having a chip select area register setting that specifies the corresponding hardware area and select signal that is output when access to the corresponding external address is detected.


• Chip select function features

The chip select function uses two 8-bit registers for each output pin. One of these registers (CARx) is able to detect memory areas in 64 Kbyte units by specifying the upper 8-bit of the address for match detection. The other register (CMRx) can be used to expand the detection area beyond 64 Kbytes by masking bits for match detection.

Note that during external bus holds, the CS output is set to high impedance.

#### (1) Register List







# 20. ROM Mirror Function Select Module

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

### (1) Register List




## (2) Block Diagram




Note : Do not access ROM mirror function selection register (ROMM) on using the area of address 004000<sup> H</sup> to 00FFFF<sub>H</sub> (008000<sup> H</sup> to 00FFFF<sub>H</sub>) .

#### 21. Interrupt Controller

The interrupt control register is built in interrupt control, and is supported for all I/O of interrupt function. This register set corresponding peripheral interrupt level.




### (2) Block Diagram



### **22. μDMAC**


The  $\mu$ DMAC is a simplified DMA module with functions equivalent to EI<sup>2</sup>OS. The  $\mu$ DMA has 16 DMA data transfer channels, and provides the following functions.

- Automatic data transfer between peripheral resources (I/O) and memory.
- CPU program execution stops during DMA operation.
- Incremental addressing for transfer source and destination can be turned on and off.
- DMA transfer control from the DMA enable register, DMA stop status register, DMA status register, and descriptor.
- Stop requests from resources can stop DMA transfer.
- When DMA transfer is completed, the DMA status register sets a flag in the bit for the corresponding channel on which transfer was completed, and outputs a completion interrupt to the interrupt controller.



#### (1) Register List

#### (2) Block Diagram



#### 23. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

#### (1) Register Configuration

Program address detection registe	r 0 (PA	DR0)							
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Low order address): $001FF0_H$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Middle order address): $001FF1_H$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (High order address): 001FF2 <sub>H</sub>									XXXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Program address detection registe     Address	r 1 (PA bit 7	DR1) bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
PADR1 (Low order address): 001FF3 <sub>H</sub>						5112			Initial value XXXXXXX8
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
A data a	h:+ 7	h:+ C	6.4 C	h:+ 4	<b>h</b> :4 0	h:4 0	<b>L</b> :L 4	<b>L</b> :4 O	
Address PADR1 (Middle order address): 001FF4 <sub>H</sub>	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value XXXXXXX8
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	///////////////////////////////////////
			1011		1011	1011			
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (High order address): 001FF5 <sub>H</sub>		<u> </u>						<b></b>	XXXXXXXX в
<ul> <li>Program address detection control</li> </ul>	R/W status	R/W registe	R/W er (PAC	R/W SR)	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00009EH	RESV	RESV	RESV	RESV	AD1E	RESV	AD0E	RESV	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W :Readable and writable X :Undefined RESV:Reserved bit									

## (2) Block Diagram



# ELECTRICAL CHARACTERISTICS


### 1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks
Falameter	Symbol	Min	Max	Onit	Nemark5
	Vcc3	Vss - 0.3	Vss + 4.0	V	
Power supply voltage*1	Vcc5	Vss - 0.3	Vss + 7.0	V	
Fower supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	*2
	AVRH	Vss - 0.3	Vss + 4.0	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 4.0	V	*3
	VI	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Output volatage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3
Output volatage	VO	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Maximum clamp current	CLAMP	-2.0	+2.0	mA	*7
Total maximum clamp current	Σ		20	mA	*7
"L" level maximum output current	lol		10	mA	*4
"L" level average output current	OLAV		3	mA	*5
"L" level maximum total output current	ΣΙοι		60	mA	
"L" level total average output current	$\Sigma$ Iolav		30	mA	*6
"H" level maximum output current	Юн		-10	mA	*4
"H" level average output current	ОНАУ		-3	mA	*5
"H" level maximum total output current	ΣІон		-60	mA	
"H" level total average output current	ΣΙοήαν		-30	mA	*6
Power consumption	PD		320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1 : This parameter is based on  $V_{SS} = AV_{SS} = 0.0 V.$ 

- \*2 : AVcc and AVRH must not exceed Vcc. Also, AVRH must not exceed AVcc.
- \*3 : V1 and V0 must not exceed Vcc + 0.3 V. However, if the maximum current to/from and input is limited by some means with external components, the IcLAMP rating supersedes the V1 rating.
- \*4 : Maximum output current is defined as the peak value for one of the corresponding pins.
- \*5 : Average output current is defined as the average current flow in a 100 ms interval at one of the corresponding pins.
- \*6 : Average total output current is defined as the average current flow in a 100 ms interval at all corresponding pins.
- \*7 : Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA3
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:



# \*8 : MB90485 series only P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin. P76 and P77 is Nch open drain pin.

- \*9 : As for P76 and P77 (Nch open drain pin), even if using at 3 V simplicity (Vcc3 = Vcc5), the ratings are applied.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min	Max	Unit	Remains
	Vcc3	2.7	3.6	V	During normal operation
Supply voltage	v cc3	1.8	3.6	V	To maintain RAM state in stop mode
Supply voltage	Vcc5	2.7	5.5	V	During normal operation*
	V CCO	1.8	5.5	V	To maintain RAM state in stop mode*
	Vін	0.7 Vcc	Vcc + 0.3	V	All pins other than V_IH2, V_IHS, V_IHM and V_IHX
"H" level input voltage	VIH2	0.7 Vcc	Vss + 5.8	V	MB90485 series only P76, P77 pins (Nch open drain pins)
	VIHS	0.8 Vcc	Vcc + 0.3	V	Hysteresis input pins
	VIHM	Vcc-0.3	Vcc + 0.3	V	MD pin input
	Vihx	0.8 Vcc	Vcc + 0.3	V	X0A pin, X1A pin
	VIL	Vss - 0.3	0.3 Vcc	V	All pins other than V_{ILS}, V_{ILM} and V_{ILX}
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	Hysteresis input pins
	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	VILX	Vss - 0.3	0.1	V	X0A pin, X1A pin
Operating temperature	TA	-40	+85	°C	

\*: MB90485 series only

P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

Devenuetor	Cumb al	Din nome	Condition	l V	alue		Unit	Demontos
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
"H" level	Vон	All output	Vcc = 2.7 V, Іон = –1.6 mA	Vcc3 - 0.3		_	V	
output voltage	VOH	pins	Vcc = 4.5 V, Іон = -4.0 mA	Vcc5 - 0.5		_	V	At using 5 V power supply
"L" level	Vol	All output	$V_{CC} = 2.7 \text{ V},$ $I_{OL} = 2.0 \text{ mA}$			0.4	V	
output voltage	VOL	pins	Vcc = 4.5 V, Іон = 4.0 mA	—		0.4	V	At using 5 V power supply
Input leakage current	lı∟	All input pins	Vcc = 3.3 V, Vss < Vi < Vcc	-10		+10	μΑ	
Pull-up resistance	RPULL		Vcc = 3.0 V, at T <sub>A</sub> = +25 °C	20	53	200	kΩ	
Open drain output current	lleak	P40 to P47, P70 to P77		—	0.1	10	μΑ	
			At $V_{CC} = 3.3 V$ , internal 25 MHz operation, normal operation		45	60	mA	
			At $V_{CC} = 3.3 V$ , internal 25 MHz operation, FLASH programming		55	70	mA	
	lccs		At $V_{CC} = 3.3 V$ , internal 25 MHz operation, sleep mode		17	35	mA	
Power supply current		At V <sub>cc</sub> = 3.3 V, external 32 kHz, internal 8 kHz operation, sub clock operation $(T_A = +25 \ ^{\circ}C)$	_	15	140	μΑ		
		At Vcc = 3.3 V, external 32 kHz, internal 8 kHz operation, watch mode ( $T_A$ = +25 °C)		1.8	40	μΑ		
	Іссн		$T_A = +25 \ ^\circ C$ , stop mode, At Vcc = 3.3 V		0.8	40	μΑ	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss	_		5	15	pF	

Notes : • Pins P40 to P47, and P70 to P77 are controlled N-ch open drain pins, and should always be used at CMOS levels.

- MB90485 series only
- P40 to P47 and P70 to P77 are Nch open drain pins with control, which are usually used as CMOS.
- P76 and P77 are open drain pins without Pch.
- For use as a single 3 V power supply products, set  $V_{CC} = V_{CC}3 = V_{CC}5$ .
- When the device is used with dual power supplies, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 serve as 5 V pins while the other pins serve as 3 V I/O pins.

## 4. AC Characteristics


# (1) Clock Timing Standards


(Vss = 0.0 V,  $T_A = -40 \ ^\circ C$  to +85  $^\circ C$ )

Parameter	Sym-	Pinname	Condi-		Value		Unit	Remarks
Farameter	bol	Filliallie	tion	Min	Тур	Max	Unit	Remarks
			_	3		25		External crystal oscillator
Clock frequency			_	3	—	50		External clock input
			_	4	—	25		1 multiplied PLL
	Fсн	X0, X1	_	3	—	12.5	MHz	2 multiplied PLL
			_	3	—	6.66		3 multiplied PLL
			_	3	—	6.25		4 multiplied PLL
			_	3	—	4.16		6 multiplied PLL
			_	3	—	3.12		8 multiplied PLL
	Fc∟	X0A, X1A	_	_	32.768		kHz	
Clock cycle time	tc	X0, X1	_	20	—	333	ns	*1
	tc∟	X0A, X1A	_	_	30.5		μs	
Input clock pulse width	Р <sub>wн</sub> Рw∟	X0		5		—	ns	
input clock pulse width	Pwlh Pwll	X0A		_	15.2		μs	*2
Input clock rise, fall time	t <sub>cr</sub> t <sub>cf</sub>	X0		_		5	ns	With external clock
Internal operating clock	fср		_	1.5	—	25	MHz	*1
frequency	<b>f</b> CPL			_	8.192	—	kHz	
Internal operating clock	<b>t</b> CP			40.0	—	666	ns	*1
cycle time	<b>t</b> CPL				122.1	_	μs	


\*1 : Be careful of the operating voltage.

\*2 : Duty raito should be 50  $\%\pm3$  %.





AC standards are set at the following measurement voltage values.




### (2) Clock Output Timing

 $(V_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter	eter Symbol Pin name		Conditions	Va	lue	Unit	Remarks	
Farameter	Symbol		Conditions	Min	Max	Unit	Remarks	
Cycle time	tcyc	CLK	—	tcp*	_	ns		
			$V_{CC} = 3.0 V \text{ to } 3.6 V$	tcp* / 2 - 15	tcp* / 2 + 15	ns	at $f_{cp} = 25 \text{ MHz}$	
CLK↑→CLK↓	<b>t</b> cHc∟	CLK	Vcc = 2.7 V to 3.3 V	tcp* / 2 - 20	tcp* / 2 + 20	ns	at $f_{cp} = 16 \text{ MHz}$	
			Vcc = 2.7 V to 3.3 V	$t_{CP}*/2-64$	tcp* / 2 + 64	ns	at $f_{cp} = 5 \text{ MHz}$	

\* : For tcp see " (1) Clock Timing Standards."





#### (3) Reset Input Standards

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter Symbol Pin Cond		Condi-	Value	Unit	Remarks			
Falameter	Symbol	name	tions	Min	Max	Onit	Itellial KS	
				16 tcp		ns	Normal operation	
Reset input time	<b>t</b> rstl	RST		Oscillator oscillation time* + 4 tcP		ms	Stop mode	

\* : Oscillator oscillation time is the time to 90 % of amplitude. For a crystal oscillator this is on the order of several milliseconds to tens of milliseconds. For a FAR/ceramic oscillator, this is several hundred microseconds to several milliseconds. For an external clock signal the value is 0 ms.






#### (4) Power-on Reset Standards

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ Value Parameter Symbol Pin name Conditions Unit Remarks Min Max Power rise time Vcc 30 \* tĸ ms Power down time Vcc 1 In repeated operation toff ms \_\_\_\_

\* : Power rise time requires  $V_{CC} < 0.2$  V.

Notes: • The above standards are for the application of a power-on reset.


• Within the device, the power-on reset should be applied by switching the power supply off and on again.



### (5) Bus Read Timing

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks	
Farameter	Symbol	Fin name	Conditions	Min	Max	Unit		
				tcp* / 2 - 15		ns	at $f_{cp} = 25 \text{ MHz}$	
ALE pulse width	<b>t</b> lhll	ALE	—	$t_{CP}* / 2 - 20$	—	ns	at $f_{cp} = 16 \text{ MHz}$	
				$t_{CP}* / 2 - 35$		ns	at $f_{cp} = 8 \text{ MHz}$	
Valid address→	<b>t</b> avll	Address,		tcp* / 2 - 17		ns		
ALE↓time	LAVEL	ALE		tcp* / 2 - 40		ns	at $f_{cp} = 8 \text{ MHz}$	
$ALE \downarrow \rightarrow$ address valid time	<b>t</b> llax	ALE, Address	_	tcp* / 2 – 15	_	ns		
Valid address→ RD↓time	<b>t</b> avrl	RD, address		tcp* – 25	—	ns		
Valid address $ ightarrow$	<b>t</b> avdv	Address, Data		—	5 tcp* / 2 - 55	ns		
valid data input	LAVDV				5 tcp* / 2 - 80	ns	at $f_{cp} = 8 \text{ MHz}$	
RD pulse width	<b>t</b> RLRH	RD	<u>D</u> —	$3 t_{CP}* / 2 - 25$		ns	at $f_{cp} = 25 \text{ MHz}$	
	(KLKH			$3 t_{CP}^{\star} / 2 - 20$		ns	at $f_{\text{cp}}=16\ \text{MHz}$	
$\overline{RD} \downarrow \rightarrow$	<b>t</b> RLDV	RD,			$3 t_{CP}* / 2 - 55$	ns		
valid data input	(RLDV	Data	Data			$3 t_{CP}* / 2 - 80$	ns	at $f_{cp} = 8 \text{ MHz}$
$\overline{RD}^{\uparrow}$ $\rightarrow$ data hold time	<b>t</b> RHDX	RD, Data		0		ns		
RD↑→ALE↑rise time	trhlh	RD, ALE	—	$t_{CP}* / 2 - 15$	—	ns		
$\overline{RD}^{\uparrow} \rightarrow$ address valid time	<b>t</b> rhax	Address, RD		tcp* / 2 - 10	_	ns		
Valid address→ CLK↑time	tavch	Address, CLK		tcp* / 2 - 17	_	ns		
RD↓→CLK↑time	<b>t</b> RLCH	RD, CLK		tcp* / 2 - 17		ns		
ALE↓→RD↓time	tllrl	RD, ALE		tcp* / 2 - 15		ns		

\* :  $t_{\mbox{\scriptsize CP}}$  : See " (1) Clock Timing Standards".




#### (6) Bus Write Timing

			(10		0, 0.03 - 0.0	U V, 1A	$= 0 \ C \ (0 + 70 \ C)$
Parameter	Sym-	Sym- Pin name		Val	ue	Unit	Remarks
i arameter	bol	i in name	tion	Min	Max	Onit	Remarks
Valid address→WR↓time	<b>t</b> avwl	Address, WR	—	tce* - 15	—	ns	
WR pulse width	<b>t</b> wlwh	WRL, WRH	_	$3 t_{CP}* / 2 - 25$	_	ns	at $f_{cp} = 25 \text{ MHz}$
	LVVLVVH			$3 t_{CP}* / 2 - 20$		ns	at $f_{cp} = 16 \text{ MHz}$
Valid data output $\rightarrow \overline{WR}^{\uparrow}$ time	<b>t</b> dvwh	Data, WR	_	$3 t_{CP}* / 2 - 15$	—	ns	
	<b>t</b> whdx	WR, Data	_	10	—	ns	at $f_{cp} = 25 \text{ MHz}$
WR↑→data hold time			_	20	—	ns	at $f_{cp} = 16 \text{ MHz}$
		Data	_	30	—	ns	at $f_{cp} = 8 \text{ MHz}$
WR <sup>↑</sup> →address valid time	<b>t</b> whax	WR, Address	_	tcp* / 2 - 10	—	ns	
WR↑→ALE↑time	twhlh	WR, ALE		tcp* / 2 - 15		ns	
WR↓→CLK↑time	<b>t</b> wlch	WR, CLK		tcp* / 2 - 17		ns	

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V,  $T_{\text{A}}$  = 0 °C to +70 °C)

\* :  $t_{CP}$  : See " (1) Clock Timing Standards".




#### (7) Ready Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol		Conditions	Min	Max	Unit	
RDY setup time	<b>t</b> ryhs	RDY		35		ns	
			—	70	_	ns	at $f_{cp} = 8 \text{ MHz}$
RDY hold time	<b>t</b> ryhh		—	0	_	ns	

Notes: • If the RDY setup time is insufficient, use the auto ready function.

• Warning : For input from the RDY pin, if the AC ratings are not satisfied this device may unexpected operation.




#### (8) Hold Timing

$(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C}$
---

Parameter	Symbol P	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter			Conditions	Min	Max	Onit	IVEIIIdi KS
Pin floating→ <del>HAK</del> ↓time	<b>t</b> xhal	HAK		30	tcp*	ns	
HAK↓→pin valid time	<b>t</b> hahv	HAK		<b>t</b> CP	2 tcp*	ns	

\* : tcp : See " (1) Clock Timing Standards".

Note : One or more cycles are required from the time the HRQ pin is read until the HAK signal changes.



### (9) UART Timing


(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T<sub>A</sub> =  $-40 \text{ }^{\circ}\text{C}$  to  $+85 \text{ }^{\circ}\text{C}$ )

Baramatar	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	FIII	Conditions	Min	Max	Unit	Reindiks
Serial clock cycle time	tscyc	—		8 tcp*2		ns	
SCK↓→SOT delay time	<b>t</b> sLov			-80	+80	ns	
	ISLOV		Internal shift clock	-120	+120	ns	$f_{\text{cp}}=8\ MHz$
Valid SIN→SCK↑	tivsн		mode output pins : $C_{L}^{*1} = 80 \text{ pF} + 1 \text{ TTL}$	100		ns	
	UVSH			200	_	ns	$f_{cp} = 8 \text{ MHz}$
SCK↑→valid SIN hold time	tsнix			tcp*2	_	ns	
Serial clock "H" pulse width	tshsl			4 tcp*2	_	ns	
Serial clock "L" pulse width	<b>t</b> s∟sн			4 tcp*2	_	ns	
SCK↓→SOT delay time	torov				150	ns	
	<b>t</b> slov		External shift clock	_	200	ns	$f_{cp} = 8 \text{ MHz}$
Valid SIN→SCK↑	two		mode output pins : $C_{L}^{*1} = 80 \text{ pF} + 1 \text{ TTL}$	60	_	ns	
	<b>t</b> i∨sн		'	120		ns	$f_{\text{cp}}=8 \ MHz$
SCK <sup>↑</sup> →valid SIN hold time tsніх	toury			60		ns	
	tsніх —			120	_	ns	$f_{cp} = 8 \text{ MHz}$

\*1 :  $C_{L}$  is the load capacitance applied to pins for testing.

\*2 : tcp : See " (1) Clock Timing Standards".

Note : AC ratings are for CLK synchronized mode.



### (10) I/O Expanded Serial Interface Timing

#### $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	tscyc			8 tcp*2	—	ns	
SCK↓→SOT delay time	<b>t</b> sLOV			-80	+ 80	ns	
	ISLOV	slov —	Internal shift clock	-120	+ 120	ns	$f_{\text{cp}}=8\ MHz$
Valid SIN→SCK↑	tıvsн	_	mode output pins : C∟*¹ = 80 pF + 1 TTL	100		ns	
	UVSH			200		ns	$f_{cp} = 8 \text{ MHz}$
SCK <sup>↑</sup> →valid SIN hold time	tsнix			tcp*2		ns	
Serial clock "H" pulse width	<b>t</b> shsl	_		4 t <sub>CP</sub> *2		ns	
Serial clock "L" pulse width	tslsh	_		4 tcp*2		ns	
SCK↓→SOT delay time	<b>t</b> sLOV				150	ns	
	ISLOV		External shift clock		200	ns	$f_{cp} = 8 \text{ MHz}$
Valid SIN→SCK↑	tıvsн		mode output pins : C∟*¹ = 80 pF + 1 TTL	60		ns	
	UVSH			120		ns	$f_{cp} = 8 \text{ MHz}$
SCK∱→valid SIN hold time	toury			60	—	ns	
	tshix			120		ns	$f_{\text{cp}}=8 \ MHz$

\*1 :  $C_{L}$  is the load capacitance applied to pins for testing.

\*2 :  $t_{CP}$  : See " (1) Clock Timing Standards".

Notes : • AC ratings are for CLK synchronized mode.


• Values on this table are target values.



### (11) Timer Input Timing

$(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85$										
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks			
	Symbol	Fininame	Conditions	Min	Max	Unit	INCIDAL NS			
Input pulse width	t⊤ıwн t⊤ıw∟	TIN0, IN0, IN1, PWC0 to PWC3		4 tcp*	_	ns				


\* :  $t_{CP}$  : See " (1) Clock Timing Standards".



# (12) Timer Output Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter	Sym-	Pin name	Conditions	Val	lue	Unit	Remarks
Falameter	bol	Fill fidilite	Conditions	Min	Max	Unit	Neillai KS
CLK <sup>↑</sup> →Tout change time PPG0 to PPG5 change time OUT0 to OUT5 change time		TOT0, PPG0 to PPG5, OUT0 to OUT5	Load conditions 80 pF	30	—	ns	



#### (13) I<sup>2</sup>C Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


Beremeter	Symbol	Condition	Standar	d-mode	Unit
Parameter	Symbol	Condition	Min	Max	Unit
SCL clock frequency	fsc∟		0	100	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL $\downarrow$	<b>t</b> hdsta	When power supply voltage of	4.0	_	μs
"L" width of the SCL clock	<b>t</b> LOW	external pull-up resistance is 5.5 V R = 1.3 k $\Omega$ , C = 50 pF <sup>*2</sup>	4.7		μs
"H" width of the SCL clock	tніgн	$K = 1.3 K _{2}, C = 50 pr^{-2}$ When power supply voltage of	4.0		μs
Set-up time (repeated) START condition SCL $\uparrow \rightarrow$ SDA $\downarrow$	<b>t</b> susta	external pull-up resistance is 3.6 V $R = 1.6 \text{ k}\Omega$ , $C = 50 \text{ pF}^{*2}$	4.7		μs
Data hold time SCL↓→SDA↓↑	<b>t</b> hddat		0	3.45* <sup>3</sup>	μs
Data set-up time		When power supply voltage of external pull-up resistance is 5.5 V fcp <sup>*1</sup> $\leq$ 20 MHz, R = 1.3 k $\Omega$ , C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistance is 3.6 V fcp <sup>*1</sup> $\leq$ 20 MHz, R = 1.6 k $\Omega$ , C = 50 pF <sup>*2</sup>	250		ns
SDA↓↑→SCL↑	<b>t</b> sudat	When power supply voltage of external pull-up resistance is 5.5 V fcp <sup>*1</sup> > 20 MHz, R = 1.3 k $\Omega$ , C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistance is 3.6 V fcp <sup>*1</sup> > 20 MHz, R = 1.6 k $\Omega$ , C = 50 pF <sup>*2</sup>	200		ns
Set-up time for STOP condition SCL↑→SDA↑	<b>t</b> susto	When power supply voltage of external pull-up resistance is 5.5 V	4.0		μs
Bus free time between a STOP and START condition	<b>t</b> BUS	R = 1.3 kΩ, C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistance is 3.6 V R = 1.6 kΩ, C = 50 pF <sup>*2</sup>	4.7		μs

\*1 : fcp is internal operation clock frequency. Refer to "(1) Clock Timing Standards".

\*2 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

\*3 : The maximum thodat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

Note : Vcc = Vcc3 = Vcc5




### (14) Trigger Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condi-	Val	Value		Remarks	
Farameter	Symbol	Finnanie	tions	Min	Max	Unit		
Input pulse width	tтrgн	ADTG,		5 tcp*		ns	Normal operation	
	<b>t</b> trgl	IRQ0 to IRQ7		1		μs	Stop mode	


\*: tcp: See "(1) Clock Timing Standards".



## (15) Up-down Counter Timing

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Falameter	Symbol		Conditions	Min	Max	Unit	Remains
AIN input "H" pulse width	<b>t</b> ahl			8 tcp*	—	ns	
AIN input "L" pulse width	tall	AIN0, AIN1,		8 tcp*	—	ns	
BIN input "H" pulse width	tвнг			8 tcp*		ns	
BIN input "L" pulse width	<b>t</b> BLL			8 tcp*	—	ns	
AIN↑→BIN↑ rise time	<b>t</b> aubu		Load conditions 80 pF	4 t <sub>CP</sub> *		ns	
BIN↑→AIN↓ fall time	<b>t</b> buad			4 t <sub>CP</sub> *		ns	
AIN↓→BIN↑ rise time	<b>t</b> adbd	BIN0, BIN1		4 t <sub>CP</sub> *	—	ns	
BIN↓→AIN↑ rise tome	<b>t</b> BDAU			4 t <sub>CP</sub> *		ns	
BIN <sup>↑</sup> →AIN <sup>↑</sup> rise time	<b>t</b> BUAU			4 t <sub>CP</sub> *		ns	
AIN↑→BIN↓ fall time	<b>t</b> aubd			4 t <sub>CP</sub> *	—	ns	
BIN↓→AIN↑ rise time	<b>t</b> BDAD			4 t <sub>CP</sub> *		ns	
AIN↓→BIN↑ rise time	<b>t</b> adbu	ZIN0, ZIN1		4 t <sub>CP</sub> *	_	ns	
ZIN input "H" pulse width	tzнL			4 t <sub>CP</sub> *	—	ns	
ZIN input "L" pulse width	tzll			4 tcp*		ns	


\*: tcp: See "(1) Clock Timing Standards".



### (16) Chip Select Output Timing

( )	5	to 3.6 V, Vss = 0.0 V, $T_{\text{A}} = -40~^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$					
Parameter	Sym-	Pin name	Condi-	Val	ue	Unit	Remarks
Falameter	bol		tions	Min	Max	Onic	itema ka
$ \begin{array}{l} \text{Chip select output valid time} \\ \rightarrow \overline{\text{RD}} \downarrow \end{array} $	<b>t</b> svrl	CS0 to CS3, RD	_	tcp* / 2 - 7	_	ns	
Chip select output valid time→WR↓	tsvw∟	CS0 to CS3, WRH, WRL		tcp* / 2 - 7	_	ns	
$\overline{RD}^{\uparrow} \rightarrow$ chip select output valid time	<b>t</b> RHSV	RD, CS0 to CS3	_	tcp* / 2 – 17	_	ns	
WR <sup>↑</sup> →chip select output valid time	twнsv	WRH, WRL, CS0 to CS3		tcp* / 2 – 17		ns	

\*: tcp: See "(1) Clock Timing Standards".



Note : Due to the configuration of the internal bus, changes in the chip select output signal are clock synchronous and therefore may causes bus conflict conditions. AC cannot be warranted between the ALE output signal and the chip select output signal.

### 5. A/D Converter Electrical Characteristics

	(Vcc = A	Vcc = 2.7 V	to 3.6 V, Vss =	AVss = 0.0 V, 2	.7 V ≤ AVRH, T	A = −40	°C to +85 °C
Parameter	Symbol	Pin name		Value		Unit	Remarks
Falameter	Symbol		Min	Тур	Max	Unit	
Resolution					10	bit	
Total error					±3.0	LSB	
Non-linear error			_	_	±2.5	LSB	
Differential linearity error					±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full scale transition voltage	Vfst	AN0 to AN7	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	mV	
Conversion time		—	3.68 *1		—	μs	
Analog port input current	Iain	AN0 to AN7		0.1	10	μΑ	
Analog input voltage	VAIN	AN0 to AN7	AVss		AVRH	V	
Reference voltage		AVRH	AVss + 2.2		AVcc	V	
Device events	la	AVcc		1.4	3.5	mA	
Power supply current	Іан	AVcc		_	5 *²	μA	
Reference voltage	Ir	AVRH		94	150	μΑ	
supply current	Ігн	AVRH			5 * <sup>2</sup>	μΑ	
Offset between channels		AN0 to AN7			4	LSB	


\*1 : At machine clock frequency of 25 MHz.

\*2 : CPU stop mode current when A/D converter is not operating (at  $V_{CC} = AV_{CC} = AV_{RH} = 3.0 V$ ).


#### (Continued)

<About the external impedance of the analog input and its sampling time>

• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



The relationship between external impedance and minimum sampling time

• If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.

#### <About errors>

As |AVRH – AVss| becomes smaller, values of relative errorsgrow larger.

Note : Concerning sampling time, and compare time When 3.6 V  $\ge$  AV<sub>cc</sub>  $\ge$  2.7 V, then


Sampling time : 1.92 µs, compare time : 1.1 µs

Settings should ensure that actual values do not go below these values due to operating frequency changes.


Parameter	Conditions	Value			Unit	Remarks
		Min	Тур	Max	Unit	Remarks
Sector erase time			1	15	S	Excludes 00⊦ programming prior erasure
Chip erase time	$\begin{array}{l} T_{\text{A}}=+~25~^{\circ}\text{C},\\ \text{V}_{\text{CC}}=3.0~\text{V} \end{array}$		7	_	S	Excludes 00⊦ programming prior erasure
Word (16-bit) programming time		_	16	3,600	μs	Excludes system-level overhead
Program/Erase cycle	—	10,000	—	_	cycle	
Data hold time	—	100,000			h	

• Flash Memory Program/Erase Characteristics


#### • Use of the X0/X1, X0A/X1A pins





• Sample use with external clock input





### ■ EXAMPLE CHARACTERISTICS

























# ■ ORDERING INFORMATION

Model	Package	Remarks
MB90F481PF MB90F482PF MB90487PF MB90F488PF	100-pin plastic QFP (FPT-100P-M06)	
MB90F481PFV MB90F482PFV MB90487PFV MB90F488PFV	100-pin plastic LQFP (FPT-100P-M05)	

## ■ PACKAGE DIMENSIONS





# FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0407 © 2004 FUJITSU LIMITED Printed in Japan