## HIGH CURRENT SWITCHING REGULATORS

- 4 A OUTPUT CURRENT
- 5.1 V TO 40 V OUTPUT VOLTAGE RANGE
- 0 TO 100 \% DUTY CYCLE RANGE
- PRECISE ( $\pm 2$ \%) ON-CHIP REFERENCE
- SWITCHING FREQUENCY UP TO 200 KHz
- VERY HIGH EFFICIENCY (UP TO $90 \%$ )
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- RESET OUTPUT
- EXTERNAL PROGRAMMABLE LIMITING CURRENT (L296P)
- CONTROL CIRCUIT FOR CROWBAR SCR
- INPUT FOR REMOTE INHIBIT AND SYNCHRONUS PWM
- THERMAL SHUTDOWN


## DESCRIPTION

The L296 and L296P are stepdown power switching regulators delivering 4 A at a voltage variable from 5.1 V to 40 V .

Features of the devices include soft start, remote inhibit, thermal protection, a reset output for microprocessors and a PWM comparator input for synchronization in multichip configurations.
The L296P incudes external programmable limiting current.


Multiwatt ${ }^{\circledR}$
(15 lead)

ORDERING NUMBERS :

```
L296 (Vertical)
L296HT (Horizontal) L296P (Vertical)
L296PHT (Horizontal)
```

The L296 and L296P are mounted in a 15-lead Multiwatt® plastic power package and requires very few external components.
Efficient operation at switching frequencies up to 200 KHz allows a reduction in the size and cost of external filter components. A voltage sense input and SCR drive output are provided for optional crowbar overvoltage protection with an external SCR.

PIN CONNECTION (top view)


PIN FUNCTIONS

| $\mathbf{N}^{\circ}$ | Name | Function |
| :---: | :---: | :--- |
| 1 | CROWBAR INPUT | Voltage Sense Input for Crowbar Overvoltage Protection. Normally connected to the <br> feedback input thus triggering the SCR when V out exceeds nominal by 20\%. May <br> also monitor the input and a voltage divider can be added to increase the threshold. <br> Connected to ground when SCR not used. |
| 2 | OUTPUT | Regulator Output |
| 3 | SUPPLY VOLTAGE | Unrergulated Voltage Input. An internal Regulator Powers the L296s Internal Logic. |
| 4 | CURRENT LIMIT | A resistor connected between this terminal and ground sets the current limiter <br> threshold. If this terminal is left unconnected the threshold is internally set (see <br> electrical characteristics). |
| 5 | SOFT START | Soft Start Time Constant. A capacitor is connected between this terminal and ground <br> to define the soft start time constant. This capacitor also determines the average <br> short circuit output current. |
| 6 | INHIBIT INPUT | TTL - Level Remote Inhibit. A logic high level on this input disables the device. |
| 7 | SYNC INPUT | Multiple L296s are synchronized by connecting the pin 7 inputs together and omitting <br> the oscillator RC network on all but one device. |
| 8 | GROUND | Common Ground Terminal |
| 9 | FREQUENCY <br> COMPENSATION | A series RC network connected between this terminal and ground determines the <br> regulation loop gain characteristics. |
| 10 | FEEDBACK INPUT | The Feedback Terminal on the Regulation Loop. The output is connected directly to <br> this terminal for 5.1V operation ; it is connected via a divider for higher voltages. |
| 11 | OSCILLATOR | A parallel RC networki connected to this terminal determines the switching frequency. <br> This pin must be connected to pin 7 input when the internal oscillator is used. |
| 12 | RESET INPUT | Input of the Reset Circuit. The threshold is roughly 5 V. It may be connected to the <br> feedback point or via a divider to the input. |
| 13 | RESET DELAY | A capacitor connected between this terminal and ground determines the reset signal <br> delay time. |
| 14 | RESET OUTPUT | Open collector reset signal output. This output is high when the supply is safe. |
| 15 | CROWBAR OUTPUT | SCR gate drive output of the crowbar circuit. |

## BLOCK DIAGRAM



## CIRCUIT OPERATION

(refer to the block diagram)
The L296 and L296P are monolithic stepdown switching regulators providing output voltages from 5.1 V to 40 V and delivering 4A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1 V on-chip reference (zener zap trimmed to $\pm 2 \%$ ). This error signal is thencompared with the sawtooth signal to generate the fixed frequencypulse width modulated pulses which drive the output stage. The gain and frequency stability of the loop can be adjusted by an external RC network connectedto pin 9 . Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.
Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor Css and allowed to rise, linearly, as this capacitor is charged by a constant current source.
Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to
0.4 V . The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network.
The reset circuit generates an output signal when the supply voltage exceeds a threshold programmed by an external divider. The reset signal is generated with a delay time programmed by an external capacitor. When the supply falls below the threshold the reset output goes low immediately. The reset output is an open collector.
The scrowbar circuit senses the output voltage and the crowbar output can provide a current of 100 mA to switch on an externalSCR. This SCR is triggered when the output voltage exceeds the nominal by $20 \%$. There is no internal connection between the output and crowbar sense input therefore the crowbar can monitor either the input or the output.
A TTL - level inhibit inputis provided for applications such as remote on/offcontrol. This input is activated by high logic level and disables circuit operation. After an inhibit the L296 restarts under control of the soft start network.
The thermal overload circuit disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has hysteresis to prevent unstable conditions.

Figure 1 : Reset Output Waveforms


Figure 2 : Soft Start Waveforms


Figure 3 : Current Limiter Waveforms


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{i}}$ | Input Voltage (pin 3) | 50 | V |
| $\mathrm{V}_{\mathrm{i}}-\mathrm{V}_{2}$ | Input to Output Voltage Difference | 50 | V |
| $\mathrm{V}_{2}$ | Output DC Voltage <br> Output Peak Voltage at $t=0.1 \mu \mathrm{sec} \mathrm{f}=200 \mathrm{KHz}$ | $\begin{aligned} & -1 \\ & -7 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{1}, \mathrm{~V}_{12}$ | Voltage at Pins 1, 12 | 10 | V |
| $\mathrm{V}_{15}$ | Voltage at Pin 15 | 15 | V |
| $\mathrm{V}_{4}, \mathrm{~V}_{5}, \mathrm{~V}_{7}, \mathrm{~V}_{9}, \mathrm{~V}_{13}$ | Voltage at Pins 4, 5, 7, 9 and 13 | 5.5 | V |
| $\mathrm{V}_{10}, \mathrm{~V}_{6}$ | Voltage at Pins 10 and 6 | 7 | V |
| $\mathrm{V}_{14}$ | Voltage at Pin $14\left(\mathrm{l}_{14} \leq 1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{i}}$ |  |
| 19 | Pin 9 Sink Current | 1 | mA |
| $\mathrm{I}_{11}$ | Pin 11 Source Current | 20 | mA |
| $\mathrm{I}_{14}$ | Pin 14 Sink Current ( $\mathrm{V}_{14}<5 \mathrm{~V}$ ) | 50 | mA |
| $\mathrm{P}_{\text {tot }}$ | Power Dissipation at $\mathrm{T}_{\text {case }} \leq 90^{\circ} \mathrm{C}$ | 20 | W |
| $\mathrm{T}_{\mathrm{j},} \mathrm{T}_{\text {stg }}$ | Junction and Storage Temperature | - 40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th } \mathrm{j} \text {-case }}$ | Thermal Resistance Junction-case | Max. | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th } \mathrm{j} \text {-amb }}$ | Thermal Resistance Junction-ambient | Max. | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ELECTRICAL CHARACTERISTICS

(refer to the test circuits $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DYNAMIC CHARACTERISTICS (pin 6 to GND unless otherwise specified)

| V | Output Voltage Range | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V}, \mathrm{I}_{0}=1 \mathrm{~A}$ | $\mathrm{V}_{\text {ref }}$ |  | 40 | V | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{i}$ | Input Voltage Range | $\mathrm{V}_{0}=\mathrm{V}_{\text {ref }}$ to $36 \mathrm{~V}, \mathrm{I}_{0} \leq 3 \mathrm{~A}$ | 9 |  | 46 | V | 4 |
| $\mathrm{V}_{\mathrm{i}}$ | Input Voltage Range | Note (1), $\mathrm{V}_{0}=\mathrm{V}_{\text {REF }}$ to $36 \mathrm{~V} \mathrm{I}_{0}=4 \mathrm{~A}$ |  |  | 46 | V | 4 |
| $\Delta \mathrm{V}_{0}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=10 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }}, \mathrm{I}_{0}=2 \mathrm{~A}$ |  | 15 | 50 | mV | 4 |
| $\Delta \mathrm{V}_{\text {}}$ | Load Regulation | $\begin{aligned} \mathrm{V}_{\mathrm{O}} & =\mathrm{V}_{\text {ref }} \\ \mathrm{I}_{\mathrm{o}} & =2 \mathrm{~A} \text { to } 4 \mathrm{~A} \\ \mathrm{I}_{0} & =0.5 \mathrm{~A} \text { to } 4 \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 30 \\ & 45 \end{aligned}$ | mV | 4 |
| $\mathrm{V}_{\text {ref }}$ | Internal Reference Voltage (pin 10) | $\mathrm{V}_{\mathrm{i}}=9 \mathrm{~V}$ to $46 \mathrm{~V}, \mathrm{I}_{0}=2 \mathrm{~A}$ | 5 | 5.1 | 5.2 | V | 4 |
| $\frac{\Delta \mathrm{V}_{\text {ref }}}{\Delta \mathrm{T}}$ | Average Temperature Coefficient of Reference Voltage | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{I}_{0}=2 \mathrm{~A}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{d}}$ | Dropout Voltage Between Pin 2 and Pin 3 | $\begin{aligned} & \mathrm{I}_{0}=4 \mathrm{~A} \\ & \mathrm{I}_{0}=2 \mathrm{~A} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 2 \\ 1.3 \end{gathered}$ | $\begin{aligned} & 3.2 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 4 <br> 4 |
| $\mathrm{I}_{2}$ | Current Limiting Threshold (pin 2) | L296 - Pin 4 Open, <br> $\mathrm{V}_{\mathrm{i}}=9 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }}$ to 36 V | 4.5 |  | 7.5 | A | 4 |
|  |  | $\begin{aligned} & \hline \mathrm{L} 296 \mathrm{P}-\mathrm{V}_{\mathrm{i}}=9 \mathrm{~V} \text { to } 40 \mathrm{~V}, \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \\ & \text { Pin } 4 \text { Open } \\ & \mathrm{R}_{\mathrm{lim}}=22 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{array}{r} 5 \\ 2.5 \\ \hline \end{array}$ |  | $\begin{gathered} 7 \\ 4.5 \end{gathered}$ | A | 4 |
| ISH | Input Average Current | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V}$, Output Short-circuited |  | 60 | 100 | mA | 4 |
| $\eta$ | Efficiency | $\begin{gathered} \mathrm{I}_{\mathrm{o}}=3 \mathrm{~A} \\ V_{0}=V_{\text {ref }} \\ V_{0}=12 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 75 \\ & 85 \end{aligned}$ |  | \% | 4 |
| SVR | Supply Voltage Ripple Rejection | $\begin{aligned} & \Delta V_{i}=2 V_{\text {rms, }}, f_{\text {ripple }}=100 \mathrm{~Hz} \\ & V_{0}=V_{\text {ref }}, I_{0}=2 A \end{aligned}$ | 50 | 56 |  | dB | 4 |
| f | Switching Frequency |  | 85 | 100 | 115 | kHz | 4 |
| $\frac{\Delta f}{\Delta V_{i}}$ | Voltage Stability of Switching Frequency | $\mathrm{V}_{\mathrm{i}}=9 \mathrm{~V}$ to 46 V |  | 0.5 |  | \% | 4 |
| $\frac{\Delta \mathrm{f}}{\Delta \mathrm{~T}_{\mathrm{j}}}$ | Temperature Stability of Switching Frequency | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | \% | 4 |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Switching Frequency | $\mathrm{V}_{0}=\mathrm{V}_{\text {ref }}, \mathrm{I}_{0}=1 \mathrm{~A}$ | 200 |  |  | kHz | - |
| $\mathrm{T}_{\text {sd }}$ | Thermal Shutdown Junction Temperature | Note (2) | 135 | 145 |  | ${ }^{\circ} \mathrm{C}$ | - |

## DC CHARACTERISTICS

| $\mathrm{I}_{3 \mathrm{Q}}$ | Quiescent Drain Current | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V}, \mathrm{~V}_{7}=0 \mathrm{~V}, \mathrm{~S} 1: \mathrm{B}, \mathrm{S} 2: \mathrm{B}$ <br> $\mathrm{V}_{6}=0 \mathrm{~V}$ <br> $\mathrm{~V}_{6}=3 \mathrm{~V}$ |  | 66 <br> 30 | 85 <br> 40 | mA |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $-\mathrm{I}_{2 \mathrm{~L}}$ | Output Leakage Current | $\mathrm{V}_{1}=46 \mathrm{~V}, \mathrm{~V}_{6}=3 \mathrm{~V}, \mathrm{~S} 1: \mathrm{B}, \mathrm{S} 2: \mathrm{A}$, <br> $\mathrm{V}_{7}=0 \mathrm{~V}$ |  |  | 2 | mA |

Note (1): Using min. 7 A schottky diode.
(2) : Guaranteed by design, not $100 \%$ tested in production.

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOFT START |  |  |  |  |  |  |  |
| 15 so | Source Current | $\mathrm{V}_{6}=0 \mathrm{~V}, \mathrm{~V}_{5}=3 \mathrm{~V}$ | 80 | 130 | 150 | $\mu \mathrm{A}$ | 6b |
| 15 si | Sink Current | $\mathrm{V}_{6}=3 \mathrm{~V}, \mathrm{~V}_{5}=3 \mathrm{~V}$ | 50 | 70 | 120 | $\mu \mathrm{A}$ | 6b |

INHIBIT

| $\begin{aligned} & V_{6 L} \\ & V_{6 H} \end{aligned}$ | Input Voltage Low Level High Level | $\begin{aligned} & V_{i}=9 \mathrm{~V} \text { to } 46 \mathrm{~V}, \mathrm{~V}_{7}=0 \mathrm{~V}, \\ & \mathrm{~S} 1: \mathrm{B}, \mathrm{~S} 2: \mathrm{B} \end{aligned}$ | $\begin{gathered} -0.3 \\ 2 \end{gathered}$ | $\begin{aligned} & 0.8 \\ & 5.5 \end{aligned}$ | V | 6a |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & -I_{6 L} \\ & -I_{6 H} \end{aligned}$ | Input Current with Input Voltage Low Level High Leve | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=9 \mathrm{~V} \text { to } 46 \mathrm{~V}, \mathrm{~V}_{7}=0 \mathrm{~V}, \\ & \mathrm{~S} 1: \mathrm{B}, \mathrm{~S} 2: \mathrm{B} \\ & \mathrm{~V}_{6}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{6}=2 \mathrm{~V} \end{aligned}$ |  | 10 3 | $\mu \mathrm{A}$ | 6a |

ERROR AMPLIFIER

| $\mathrm{V}_{9} \mathrm{H}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{10}=4.7 \mathrm{~V}, \mathrm{I}_{9}=100 \mu \mathrm{~A}, \\ & \mathrm{~S} 1: \mathrm{A}, \mathrm{~S} 2: \mathrm{A} \end{aligned}$ | 3.5 |  |  | V | 6c |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V9L | Low Level Output Voltage | $\begin{aligned} & V_{10}=5.3 \mathrm{~V}, \mathrm{I}_{9}=100 \mu \mathrm{~A}, \\ & \mathrm{~S} 1: \mathrm{A}, \mathrm{~S} 2: \mathrm{E} \end{aligned}$ |  |  | 0.5 | V | 6c |
| 19 si | Sink Output Current | $\mathrm{V}_{10}=5.3 \mathrm{~V}, \mathrm{~S} 1: \mathrm{A}, \mathrm{S} 2: \mathrm{B}$ | 100 | 150 |  | $\mu \mathrm{A}$ | 6c |
| - $\mathrm{l}_{9}$ so | Source Output Current | $\mathrm{V}_{10}=4.7 \mathrm{~V}, \mathrm{~S} 1: \mathrm{A}, \mathrm{S} 2: \mathrm{D}$ | 100 | 150 |  | $\mu \mathrm{A}$ | 6c |
| $\mathrm{I}_{10}$ | Input Bias Current | $\begin{aligned} & \mathrm{V}_{10}=5.2 \mathrm{~V}, \mathrm{~S} 1: \mathrm{B} \\ & \mathrm{~V}_{10}=6.4 \mathrm{~V}, \mathrm{~S} 1: \mathrm{B}, \mathrm{~L} 296 \mathrm{P} \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 6 c \\ & 6 c \end{aligned}$ |
| $\mathrm{G}_{v}$ | DC Open Loop Gain | $\mathrm{V}_{9}=1 \mathrm{~V}$ to 3V, S1 : A, S2 : C | 46 | 55 |  | dB | 6c |

OSCILLATOR AND PWM COMPARATOR

| $-I_{7}$ | Input Bias Current of <br> PWM Comparator | $\mathrm{V}_{7}=0.5 \mathrm{~V}$ to 3.5 V |  | 5 | $\mu \mathrm{~A}$ | 6 a |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $-\mathrm{I}_{11}$ | Oscillator Source Current | $\mathrm{V}_{11}=2 \mathrm{~V}, \mathrm{~S} 1: \mathrm{A}, \mathrm{S} 2: \mathrm{B}$ | 5 |  |  | mA |  |

RESET

| $\mathrm{V}_{12 \mathrm{R}}$ | Rising Threshold Voltage | $\begin{aligned} & V_{i}=9 \mathrm{~V} \text { to } 46 \mathrm{~V}, \\ & \mathrm{~S} 1: \mathrm{B}, \mathrm{~S} 2: \mathrm{B} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\text {ref }} \\ -150 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{\text {ref }} \\ -100 \mathrm{mVV} \end{gathered}$ | $\begin{gathered} V_{\text {ref }} \\ -50 \mathrm{mV} \end{gathered}$ | V | 6d |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{12} \mathrm{~F}$ | Falling Threshold Voltage |  | 4.75 | $\begin{gathered} \mathrm{V}_{\text {ref }} \\ -150 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {ref }} \\ -100 \mathrm{mV} \end{gathered}$ | V | 6d |
| $\mathrm{V}_{13} \mathrm{D}$ | Delay Thershold Voltage | $\mathrm{V}_{12}=5.3 \mathrm{~V}, \mathrm{~S} 1: \mathrm{A}, \mathrm{S} 2: \mathrm{B}$ | 4.3 | 4.5 | 4.7 | V | 6d |
| $\mathrm{V}_{13 \mathrm{H}}$ | Delay Threshold Voltage Hysteresis |  |  | 100 |  | mV | 6d |
| $\mathrm{V}_{14} \mathrm{~s}$ | Output Saturation Voltage | $\mathrm{I}_{14}=16 \mathrm{~mA}, \mathrm{~V}_{12}=4.7 \mathrm{~V}, \mathrm{~S} 1, \mathrm{~S} 2: \mathrm{B}$ |  |  | 0.4 | V | 6d |
| $\mathrm{l}_{12}$ | Input Bias Current | $\mathrm{V}_{12}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {ref }}, \mathrm{S} 1: \mathrm{B}, \mathrm{S} 2: \mathrm{B}$ |  | 1 | 3 | $\mu \mathrm{A}$ | 6d |
| $\begin{gathered} -l_{13 \text { so }} \\ \mathrm{l}_{13 \mathrm{si}} \\ \hline \end{gathered}$ | Delay Source Current Delay Sink Current | $\begin{gathered} \mathrm{V}_{13}=3 \mathrm{~V}, \mathrm{~S} 1: \mathrm{A}, \mathrm{~S} 2: \mathrm{B} \\ \mathrm{~V}_{12}=5.3 \mathrm{~V} \\ \mathrm{~V}_{12}=4.7 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 70 \\ & 10 \end{aligned}$ | 110 | 140 | $\underset{m A}{\mu \mathrm{~A}}$ | 6d |
| $\mathrm{l}_{14}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V}, \mathrm{~V}_{12}=5.3 \mathrm{~V}, \mathrm{~S} 1: \mathrm{B}, \mathrm{S} 2: \mathrm{A}$ |  |  | 100 | $\mu \mathrm{A}$ | 6d |

CROWBAR

| $\mathrm{V}_{1}$ | Input Threshold Voltage | $\mathrm{S} 1: \mathrm{B}$ | 5.5 | 6 | 6.4 | V | 6 b |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{15}$ | Output Saturation Voltage | $\mathrm{V}_{\mathrm{i}}=9 \mathrm{~V}$ to $46 \mathrm{~V}, \mathrm{~V}_{\mathrm{i}}=5.4 \mathrm{~V}$, <br> $\mathrm{I}_{15}=5 \mathrm{~mA}, \mathrm{~S} 1: \mathrm{A}$ |  | 0.2 | 0.4 | V | 6 b |
| $\mathrm{I}_{1}$ | Input Bias Current | $\mathrm{V}_{1}=6 \mathrm{~V}, \mathrm{~S} 1: \mathrm{B}$ |  |  | 10 | $\mu \mathrm{~A}$ | 6 b |
| $-\mathrm{I}_{15}$ | Output Source Current | $V_{i}=9 \mathrm{~V}$ to $46 \mathrm{~V}, \mathrm{~V}_{1}=6.5 \mathrm{~V}$, <br> $\mathrm{V}_{15}=2 \mathrm{~V}, \mathrm{~S} 1: B$ | 70 | 100 |  | mA | 6 b |

Figure 4 : Dynamic Test Circuit


Figure 5 : PC. Board and Component Layout of the Circuit of Figure 4 (1:1 scale)


Figure 6 : DC Test Circuits.

Figure 6a.


Figure 6b.


Figure 6c.


Figure 6d.


Figure 7 : Quienscent Drain Current vs. Supply Voltage (0 \% Duty Cycle - see fig. 6a).


Figure 9 : Quiescent Drain Current vs. Junction Temperature (0 \% Duty Cycle see fig. 6a).


Figure 11 : Reference Voltage (pin 10) vs. $\mathrm{V}_{\mathrm{I}}$ (see fig. 4).


Figure 8 : Quienscent Drain Current vs. Supply Voltage (100 \% Duty Cycle see fig. 6a).


Figure 10 : Quiescent Drain Current vs. Junction
Temperature (100 \% Duty Cycle see fig. 6a).


Figure 12 : Reference Voltage (pin 10) vs. Junction Temperature (see fig. 4).


Figure 13 : Open Loop Frequency and Phase Response of Error Amplifier (see fig. 6c).


Figure 15 : Switching Frequency vs. Junction Temperature (see fig. 4).


Figure 17 : Line Transient Response (see fig. 4).


Figure 14 : Switching Frequency vs. Input Voltage (see fig. 4).


Figure 16 : Switching Frequency vs. R1 (see fig. 4).


Figure 18 : Load Transient Response (see fig. 4).


Figure 19 : Supply Voltage Ripple Rejection vs. Frequency (see fig. 4).


Figure 21 : Dropout Voltage Between Pin 3 and Pin 2 vs. Junction Temperature.


Figure 23 : Power Dissipation (device only) vs. Input Voltage.


Figure 20 : Dropout Voltage Between Pin 3 and Pin 2 vs. Current at Pin 2.


Figure 22 : Power Dissipation Derating Curve.


Figure 24 : Power Dissipation (device only) vs. Input voltage.


Figure 25 : Power Dissipation (device only) vs. Output Voltage (see fig. 4).


Figure 27 : Voltageand Current Waveforms at Pin 2 (see fig. 4).

$\begin{array}{llllllllll}0 & 200 & 400 & 600 & 800 & 1000 & 1 & (\mathrm{mb})\end{array}$
Figure 29 : Efficiency vs. Output Voltage.


Figure 26 : Power Dissipation (device only) vs. Output Voltage (see fig. 4).


Figure 28 : Efficiency vs. Output Current.


Figure 30 : Efficiency vs. Output Voltage.


Figure 31 : Current Limiting Threshold vs. Rpin 4 (L296P only).


Figure 32 : Current Limiting Threshold vs. Junction Temperature.


Figure 33 : Current Limiting Threshold vs. Supply Voltage.


## APPLICATION INFORMATION

Figure 34 : Typical Application Circuit.


## SUGGESTED INDUCTOR (L1)

| Core Type | No Turns | Wire Gauge | Air Gap |
| :--- | :---: | :---: | :---: |
| Magnetics 58930 - A2MPP | 43 | 1.0 mm | - |
| Thomson GUP $20 \times 16 \times 7$ | 65 | 0.8 mm | 1 mm |
| Siemens EC 35/17/10 (B6633\& - G0500 - X127) | 40 | $2 \times 0.8 \mathrm{~mm}$ | - |
| VOGT $250 \mu$ H Toroidal Coil, Part Number 5730501800 |  |  |  |


| Resistor Values for Standard Output Voltages |  |  |
| :---: | :---: | :---: |
| $\mathbf{V}_{0}$ | $\mathbf{R 8}$ | $\mathbf{R 7}$ |
| 12 V | $4.7 \mathrm{~K} \Omega$ | $6.2 \mathrm{~K} \Omega$ |
| 15 V | $4.7 \mathrm{~K} \Omega$ | $9.1 \mathrm{~K} \Omega$ |
| 18 V | $4.7 \mathrm{~K} \Omega$ | $12 \mathrm{~K} \Omega$ |
| 24 V | $4.7 \mathrm{~K} \Omega$ | $18 \mathrm{~K} \Omega$ |

Figure 35 : P.C. Board and Component Layout of the Circuit of fig. 34 (1:1 scale)


SELECTION OF COMPONENT VALUES (see fig. 34)

| Component | Recommended Value | Purpose | Allowed Rage |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\begin{aligned} & \hline \text { R1 } \\ & \text { R2 } \end{aligned}$ | $100^{-} \mathrm{k} \Omega$ | Set Input Voltage Threshold for Reset. | - | 220k $\Omega$ | $R 1 / R 2 \frac{V_{\text {i min }}}{5}-1$ <br> If output voltage is sensed R1 and R2 may be limited and pin 12 connected to pin 10. |
| R3 | $4.3 \mathrm{k} \Omega$ | Sets Switching Frequency | $1 \mathrm{k} \Omega$ | $100 \mathrm{k} \Omega$ |  |
| R4 | $10 \mathrm{k} \Omega$ | Pull-down Resistor |  | 22k $\Omega$ | May be omitted and pin 6 grounded if inhibit not used. |
| R5 | $15 \mathrm{k} \Omega$ | Frequency Compensation | 10k $\Omega$ |  |  |
| R6 |  | Collector Load For Reset Output | $\frac{\mathrm{V}_{\mathrm{O}}}{0.05 \mathrm{~A}}$ |  | Omitted if reset function not used. |
| $\begin{aligned} & \hline \text { R7 } \\ & \text { R8 } \end{aligned}$ | $4.7^{-} \mathrm{k} \Omega$ | Divider to Set Output Voltage | - | $1 \overline{\mathrm{k}} \Omega$ | $\mathrm{R} 7 / \mathrm{R} 8=\frac{\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\mathrm{REF}}}{\mathrm{~V}_{\text {REF }}}$ |
| $\mathrm{R}_{\text {iim }}$ | - | Sets Current Limit Level | $7.5 \mathrm{k} \Omega$ |  | If $R_{\text {iim }}$ is omitted and pin 4 left open the current limit is internally fixed. |
| C1 | $10 \mu \mathrm{~F}$ | Stability | $2.2 \mu \mathrm{~F}$ |  |  |
| C2 | 2.2 \% | Sets Reset Delay | - | - | Omitted if reset function not used. |
| C3 | 2.2 nF | Sets Switching Frequency | 1 nF | 3.3nF |  |
| C4 | 2.2 F | Soft Start | $1 \mu \mathrm{~F}$ | - | Also determines average short circuit current. |
| C5 | 33 nF | Frequency Compensation |  |  |  |
| C6 | 390 pF | High Frequency Compensation | - | - | Not required for 5 V operation. |
| $\mathrm{C}_{\mathrm{L} 1}^{\mathrm{L} 1} \mathrm{C} 8$ | $\begin{aligned} & 100 \mu \mathrm{~F} \\ & 300 \mu \mathrm{H} \end{aligned}$ | Output Filter | $100 \bar{\mu} \mathrm{H}$ | - |  |
| Q1 |  | Crowbar Protection |  |  | The SCR must be able to withstand the peak discharge current of the output capacitor and the short circuit current of the device. |
| D1 |  | Recirculation Diode |  |  | 7A Schottky or 35 ns trr Diode. |

Figure 36 : A Minimal 5.1 V Fixed Regulator. Very Few Components are Required.


Figure 37 : $12 \mathrm{~V} / 10 \mathrm{~A}$ Power Supply.


Figure 38 : Programmable Power Supply.


Figure 39 : Preregulator for Distributed Supplies.

$\left(^{*}\right)$ L2 and C2 are necessary to reduce the switching frequency spikes.

Figure 40 : In Multiple Supplies Several L296s can be Synchronized As Shown.


Figure 41 : Voltage Sensing for Remote Load.


Figure 42 : A $5.1 \mathrm{~V} / 15 \mathrm{~V} / 24 \mathrm{~V}$ Multiple Supply. Note the Synchronization of the Three L296s.


Figure 43 : $5.1 \mathrm{~V} / 2 \mathrm{~A}$ Power Supply using External Limiting Current Resistor and Crowbar Protection on the Supply Voltage (L296P only)


## SOFT-START AND REPETITIVE POWER-ON

When the device is repetitively powered-on, the softstart capacitor, Css, must be discharged rapidly to ensure that each start is "soft". This can be achieved economically using the reset circuit, as shownin Figure 44.
In this circuit the divider R1, R2 connected to pin 12 determines the minimum supply voltage, below which the open collector transistor at the pin 14 output discharges Css.

Figure 44


The approximate discharge times obtained with this circuit are :

| CSS $(\mu \mathbf{F})$ | tDIS $(\mu \mathbf{s})$ |
| :---: | :---: |
| 2.2 | 200 |
| 4.7 | 300 |
| 10 | 600 |

If these times are still too long, an external PNP tran-
sistor may be added, as shown in Figure 45 ; with this circuit discharge times of a few microseconds may be obtained.

Figure 45


## HOW TO OBTAIN BOTH RESET AND POWER FAIL

Figure 46 illustrates how it is possible to obtain at the same time both the power fail and reset functions simply by addingone diode ( D ) and one resistor ( R ). In this case the Reset delay time (pin 13) can only start when the output voltage is $\mathrm{V}_{\mathrm{O}} \geq \mathrm{V}_{\text {REF }}-100 \mathrm{mV}$ and the voltage accross R 2 is higher than 4.5 V .
With the hysteresis resistor it is possible to fix the input pin 12 hysteresis in order to increase immunity to the 100 Hz ripple present on the supply voltage.
Moreover, the power fail and reset delay time are automatically locked to the soft-start. Soft-start and delayed reset are thus two sequential functions.
The hysteresis resistor should be In the range of aboit $100 \mathrm{k} \Omega$ and the pull-up resistor of 1 to $2.2 \mathrm{k} \Omega$.

Figure 46


MULTIWATT15 VERTICAL PACKAGE MECHANICAL DATA

| Dimensions | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.14 | 1.27 | 1.4 | 0.045 | 0.050 | 0.055 |
| G1 | 17.57 | 17.78 | 17.91 | 0.692 | 0.700 | 0.705 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 22.1 |  | 22.6 | 0.870 |  | 0.890 |
| L1 | 22 |  | 22.5 | 0.866 |  | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.2 | 4.3 | 4.6 | 0.165 | 0.169 | 0.181 |
| M1 | 4.5 | 5.08 | 5.3 | 0.177 | 0.200 | 0.209 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia. 1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

L4960

### 2.5A POWER SWITCHING REGULATOR

- 2.5A OUTPUT CURRENT
- 5.1V TO 40V OPUTPUT VOLTAGE RANGE
- PRECISE ( $\pm 2 \%$ ) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90\%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN


## DESCRIPTION

The L4960 is a monolithic power switching regulator delivering 2.5 A at a voltage variable from 5 V to 40 V in step down configuration.
Features of the device include current limiting, soft start, thermal protection and 0 to $100 \%$ duty cycle for continuous operation mode.


The L4960 is mounted in a Heptawatt plastic power package and requires very few external components.
Efficient operation at switching frequencies up to 150 KHz allows a reduction in the size and cost of external filter components.

## BLOCK DIAGRAM



PIN CONNECTION (Top view)


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | Input voltage | 50 | V |
| $\mathrm{~V}_{1}-\mathrm{V}_{7}$ | Input to output voltage difference | 50 | V |
| $\mathrm{~V}_{7}$ | Negative output DC voltage | -1 | V |
|  | Negative output peak voltage at $\mathrm{t}=0.1 \mu \mathrm{~s} ; \mathrm{f}=100 \mathrm{KHz}$ | -5 | V |
| $\mathrm{~V}_{3}, \mathrm{~V}_{6}$ | Voltage at pin 3 and 6 | 5.5 | V |
| $\mathrm{~V}_{2}$ | Voltage at pin 2 | 7 | V |
| $\mathrm{I}_{3}$ | Pin 3 sink current | 1 | mA |
| $\mathrm{I}_{5}$ | Pin 5 source current | 20 | mA |
| $\mathrm{P}_{\text {tot }}$ | Power dissipation at $\mathrm{T}_{\text {case }} \leq 90^{\circ} \mathrm{C}$ | 15 | W |
| $\mathrm{~T}_{\mathrm{j},}, \mathrm{T}_{\text {stg }}$ | Junction and storage temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## PIN FUNCTIONS

| $\mathbf{N}^{\circ}$ | NAME | FUNCTION |
| :--- | :--- | :--- |
| 1 | SUPPLY VOLTAGE | Unregulated voltage input. An internal regulator powers the <br> internal logic. |
| 2 | FEEDBACK INPUT | The feedback terminal of the regulation loop. The output is <br> connected directly to this terminal for 5.1V operation; it is <br> connected via a divider for higher voltages. |
| 3 | FREQUENCY <br> COMPENSATION | A series RC network connected between this terminal and <br> ground determines the regulation loop gain characteristics. |
| 4 | GROUND | Common ground terminal. |
| 5 | OSCILLATOR | A parallel RC network connected to this terminal determines the <br> switching frequency. |
| 6 | SOFT START | Soft start time constant. A capacitor is connected between this <br> terminal and ground to define the soft start time constant. This <br> capacitor also determines the average short circuit output <br> current. |
| 7 | OUTPUT | Regulator output. |

THERMAL DATA

| Symbol | Parameter |  | Value |
| :---: | :--- | :---: | :---: |
| $R_{\text {th } j \text {-case }}$ | Thermal resistance junction-case | $\max$ | 4 |
| $\mathrm{R}_{\mathrm{th} \mathrm{j} \text {-amb }}$ | Thermal resistance junction-ambient | $\max$ | 50 |

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DYNAMIC CHARACTERISTICS


ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## DC CHARACTERISTICS

| $\mathrm{l}_{10}$ | Quiescent drain current | 100\% duty cycle pins 5 and 7 open | $V_{i}=46 \mathrm{~V}$ | 30 | 40 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0\% duty cycle |  | 15 | 20 | mA |
| $-17 \mathrm{~L}$ | Output leakage current | 0\% duty cycle |  |  | 1 | mA |

## SOFT START

| $\mathrm{I}_{6 \mathrm{SO}}$ | Source current |  | 100 | 140 | 180 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{6 \mathrm{SI}}$ | Sink current |  | 50 | 70 | 120 | $\mu \mathrm{~A}$ |

## ERROR AMPLIFIER

| $\mathrm{V}_{3 \mathrm{H}}$ | High level output voltage | $\mathrm{V}_{2}=4.7 \mathrm{~V}$ | $\mathrm{I}_{3}=100 \mu \mathrm{~A}$ | 3.5 |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{3 \mathrm{~L}}$ | Low level output voltage | $\mathrm{V}_{2}=5.3 \mathrm{~V}$ | $\mathrm{I}_{3}=100 \mu \mathrm{~A}$ |  |  | 0.5 |
| $\mathrm{I}_{3 \mathrm{SI}}$ | Sink output current | $\mathrm{V}_{2}=5.3 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~V}$ |
| $-\mathrm{I}_{3 \mathrm{SO}}$ | Source output current | $\mathrm{V}_{2}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{2}$ | Input bias current | $\mathrm{V}_{2}=5.2 \mathrm{~V}$ |  | 2 | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{G}_{\mathrm{V}}$ | DC open loop gain | $\mathrm{V}_{3}=1 \mathrm{~V}$ to 3 V | 46 | 55 |  | dB |

OSCILLATOR

| $-I_{5}$ | Oscillator source current |  | 5 |  |  | mA |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

## CIRCUIT OPERATION (refer to the block diagram)

The L4960 is a monolithic stepdown switching regulator providing outputvoltages from 5.1 V to 40 V and delivering 2.5A.
The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1 V on-chip reference (zener zap trimmed to $\pm 2 \%$ ).
This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.
The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 3 . Closing the loop directly gives an output voltage of 5.1 V . Higher voltages are obtained by inserting a voltage divider.
Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor $\mathrm{C}_{\text {ss }}$ and
allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4 V .
The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has hysteresis to prevent unstable conditions.

Figure 1. Soft start waveforms


Figure 2. Current limiter waveforms


Figure 3. Test and application circuit


C6, C7: EKR (ROE)
$\mathrm{L} 1=150 \mu \mathrm{H}$ at 5 A (COGEMA 946042)
CORE TYPE: MAGNETICS 58206-A2 MPP
$\mathrm{N}^{\circ}$ TURNS 45, WIRE GAUGE: 0.8mm (20 AWG)

Figure 4. Quiescent drain current vs. supply voltage (0\% duty cycle)


Figure 5. Quiescent drain current vs. supply voltage (100\% duty cycle)


Figure 6. Quiescent drain current vs. junction temperature ( $0 \%$ duty cycle)


Figure 7. Quiescent drain current vs. junction temperature ( $100 \%$ duty cycle)


Figure 10. Open loop frequency and phase responde of error amplifier


Figure 13. Switching frequency vs. R2 (see test circuit)


Figure 8. Reference voltage (pin 2) vs. $\mathrm{V}_{\mathrm{i}}$


Figure 11. Switching frequency vs. input voltage


Figure 14. Line transient response


Figure 9. Reference voltage versus junction temperature (pin 2)


Figure 12. Switching frequency vs. junction temperature


Figure 15. Load transient response


Figure 16. Supply voltage ripple rejection vs. frequency


Figure 17. Dropout voltage between pin 1 and pin 7 vs. current at pin 7


Figure 20. Efficiency vs. output current


Figure 18. Dropout voltage between pin 1 and 7 vs. junction temperature


Figure 19. Power dissipation derating curve


Figure 21. Efficiency vs. output current


Figure 22. Efficiency vs. output current


Figure 23. Efficiency vs. output voltage


## APPLICATION INFORMATION

Figure 24. Typical application circuit

$\mathrm{C}_{1}, \mathrm{C}_{6}, \mathrm{C}_{7}$ : EKR (ROE)
D 1 : BYW80 OR 5A SCHOTTKY DIODE
SUGGESTED INDUCTOR: $\mathrm{L}_{1}=150 \mathrm{\mu H}$ at 5 A
CORE TYPE: MAGNETICS 58206-A2 - MPP
${ }^{N} \times$ TURNS: 45 , WIRE GAUGE: 0.8 mm (20 AWG), COGEMA 946042
U15/GUP15: $\quad{ }^{\circ}$ TURNS: 60 , WIRE GAUGE: 0.8 mm ( 20 AWG), AIR GAP: 1 mm , COGEMA 969051.

Figure 25. P.C. board and component layout of the Fig. 24 (1:1 scale)


| Resistor values for <br> standard output voltages |  |  |
| :---: | :---: | :---: |
| $\mathbf{V}_{0}$ | $\mathbf{R 3}$ | $\mathbf{R 4}$ |
| 12 V | $4.7 \mathrm{~K} \Omega$ | $6.2 \mathrm{~K} \Omega$ |
| 15 V | $4.7 \mathrm{~K} \Omega$ | $9.1 \mathrm{~K} \Omega$ |
| 18 V | $4.7 \mathrm{~K} \Omega$ | $12 \mathrm{~K} \Omega$ |
| 24 V | $4.7 \mathrm{~K} \Omega$ | $18 \mathrm{~K} \Omega$ |

## APPLICATION INFORMATION

Figure 26. A minimal 5.1V fixed regulator; Very few component are required


Figure 27. Programmable power supply


[^0]APPLICATION INFORMATION (continued)
Figure 28. Microcomputer supply with $+5.1 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ and -12 V outputs


## APPLICATION INFORMATION (continued)

Figure 29. DC-DC converter $5.1 \mathrm{~V} / 4 \mathrm{~A}, \pm \mathbf{1 2 V} / 2.5 \mathrm{~A}$; a suggestion how to synchronize a negative output


```
L1, L3 = COGEMA 946042 (969051)
L2 = COGEMA 946044 (946045)
\(\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}=\mathrm{BYW} 80\)
```

Figure 30. - In multiple supplies several L4960s can be synchronized as shown


## APPLICATION INFORMATION (continued)

Figure 31. Regulator for distributed supplies


## MOUNTING INSTRUCTION

The powerdissipated in the circuit must be removed by adding an external heatsink.
Thanks to the Heptawatt package attaching the hetsink is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink
and the package it is better to insert a layer of silicon grease, to optimize the thermal contact, no electrical isolation is needed between the two surfaces.

Figure 32. Mounting example


HEPTAWATT PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 4.8 |  |  | 0.189 |
| C |  |  | 1.37 |  |  | 0.054 |
| D | 2.4 |  | 2.8 | 0.094 |  | 0.110 |
| D1 | 1.2 |  | 1.35 | 0.047 |  | 0.053 |
| E | 0.35 |  | 0.55 | 0.014 |  | 0.022 |
| F | 0.6 |  | 0.8 | 0.024 |  | 0.031 |
| F1 |  |  | 0.9 |  |  | 0.035 |
| G | 2.41 | 2.54 | 2.67 | 0.095 | 0.100 | 0.105 |
| G1 | 4.91 | 5.08 | 5.21 | 0.193 | 0.200 | 0.205 |
| G2 | 7.49 | 7.62 | 7.8 | 0.295 | 0.300 | 0.307 |
| H2 |  |  | 10.4 |  |  | 0.409 |
| H3 | 10.05 |  | 10.4 | 0.396 |  | 0.409 |
| L |  | 16.97 |  |  | 0.668 |  |
| L1 |  | 14.92 |  |  | 0.587 |  |
| L2 |  | 21.54 |  |  | 0.848 |  |
| L3 |  | 22.62 |  |  | 0.891 |  |
| L5 | 2.6 |  | 3 | 0.102 |  | 0.118 |
| L6 | 15.1 |  | 15.8 | 0.594 |  | 0.622 |
| L7 | 6 |  | 6.6 | 0.236 |  | 0.260 |
| M |  | 2.8 |  |  | 0.110 |  |
| M1 |  | 5.08 |  |  | 0.200 |  |
| Dia | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

### 1.5A POWER SWITCHING REGULATOR

## - 1.5A OUTPUT CURRENT

- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE ( $\pm 2 \%$ ) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90\%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN


## DESCRIPTION

The L4962 is a monolithic power switching regulator delivering 1.5 A at a voltage variable from 5 V to 40 V in step down configuration.
Features of the device include current limiting, soft start, thermal protection and 0 to 100\% duty cycle for continuous operating mode.


POWERDIP
(12 + 2 + 2)
ORDERING NUMBERS: L4962/A (12 + $2+2$ Powerdip) L4962E/A (Heptawatt) L4962EH/A (Horizontal Heptawatt)

The L4962is mounted in a 16-lead Powerdip plastic package and Heptawatt package and requires very few external components.
Efficient operation at switching frequencies up to 150 KHz allows a reduction in the size and cost of external filter components.

BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{7}$ | Input voltage | 50 | V |
| $\mathrm{~V}_{7}-\mathrm{V}_{2}$ | Input to output voltage difference | 50 | V |
| $\mathrm{~V}_{2}$ | Negative output DC voltage | -1 | V |
|  | Output peak voltage at $\mathrm{t}=0.1 \mu \mathrm{~s} ; \mathrm{f}=100 \mathrm{KHz}$ | -5 | V |
| $\mathrm{~V}_{11}, \mathrm{~V}_{15}$ | Voltage at pin 11,15 | 5.5 | V |
| $\mathrm{~V}_{10}$ | Voltage at pin 10 | 7 | V |
| $\mathrm{I}_{11}$ | Pin 11 sink current | 1 | mA |
| $\mathrm{I}_{14}$ | Pin 14 source current | 20 | mA |
| $\mathrm{P}_{\text {tot }}$ | Power dissipation at $\mathrm{T}_{\text {pins }} \leq 90^{\circ} \mathrm{C}$ (Powerdip) |  |  |
| $\mathrm{T}_{\text {case }} \leq 90^{\circ} \mathrm{C}$ (Heptawatt) | 4.3 | W |  |
| $\mathrm{~T}_{\mathrm{j},}, \mathrm{T}_{\text {stg }}$ | Junction and storage temperature | 15 | W |

PIN CONNECTION (Top view)


## THERMAL DATA

| Symbol | Parameter |  | Heptawatt | Powerdip |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {th } \text {-case }}$ | Thermal resistance junction-case | max | $4^{\circ} \mathrm{C} / \mathrm{W}$ | - |
| $\mathrm{R}_{\text {thi-oins }}$ | Thermal resistance junction-pins | max | - | $14^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th } \mathrm{j} \text {-amb }}$ | Thermal resistance junction-ambient | max | $50^{\circ} \mathrm{C} / \mathrm{W}$ | $80^{\circ} \mathrm{C} / \mathrm{W}^{*}$ |

* Obtained with the GND pins soldered to printed circuit with minimized copper area.


## PIN FUNCTIONS

| HEPTAWATT | POWERDIP | NAME | FUNCTION |
| :--- | :---: | :--- | :--- |
| 1 | 7 | SUPPLY VOLTAGE | Unregulated voltage input. An internal regulator powers <br> the internal logic. |
| 2 | 10 | FEEDBACK INPUT | The feedback terminal of the regulation loop. The output <br> is connected directly to this terminal for 5.1V operation; <br> it is connected via a divider for higher voltages. |
| 3 | 11 | FREQUENCY <br> COMPENSATION | A series RC network connected between this terminal <br> and ground determines the regulation loop gain <br> characteristics. |

PIN FUNCTIONS (cont'd)

| HEPTAWATT | POWERDIP | NAME | FUNCTION |
| :--- | :---: | :--- | :--- |
| 4 | $4,5,12,13$ | GROUND | Common ground terminal. |
| 5 | 14 | OSCILLATOR | A parallel RC network connected to this terminal <br> determines the switching frequency. This pin must be <br> connected to pin 7 input when the internal oscillator is <br> used. |
| 6 | 15 | SOFT START | Soft start time constant. A capacitor is connected <br> between this terminal and ground to define the soft start <br> time constant. This capacitor also determines the <br> average short circuit output current. |
| 7 | 2 | OUTPUT | Regulator output. |
|  | $1,3,6$, <br> $8,9,16$ |  | N.C. |

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## DYNAMIC CHARACTERISTICS



ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

DYNAMIC CHARACTERISTICS (cont'd)

| $f$ | Switching frequency |  | 85 | 100 | 115 | KHz |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\frac{\Delta f}{\Delta \mathrm{~V}_{\mathrm{i}}}$ | Voltage stability of <br> switching frequency | $\mathrm{V}_{\mathrm{i}}=9 \mathrm{~V}$ to 46 V |  | 0.5 |  | $\%$ |
| $\frac{\Delta \mathrm{f}}{\Delta \mathrm{T}_{\mathrm{j}}}$ | Temperature stability of <br> switching frequency | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | $\%$ |
| $\mathrm{f}_{\text {max }}$ | Maximum operating <br> switching frequency | $\mathrm{V}_{0}=\mathrm{V}_{\text {ref }}$ | $\mathrm{I}_{0}=1 \mathrm{~A}$ | 150 |  | KHz |
| $\mathrm{T}_{\text {sd }}$ | Thermal shutdown <br> junction temperature |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |  |

## DC CHARACTERISTICS

| 170 | Quiescent drain current | $100 \%$ duty cycle pins 2 and 14 open | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V}$ | 30 | 40 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0\% duty cycle |  | 15 | 20 | mA |
| $-12 L$ | Output leakage current | 0\% duty cycle |  |  | 1 | mA |

## SOFT START

| $\mathrm{I}_{15 \mathrm{So}}$ | Source current |  | 100 | 140 | 180 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{15 \mathrm{SI}}$ | Sink current |  | $\mu \mathrm{A}$ |  |  |

ERROR AMPLIFIER

| $\mathrm{V}_{11 \mathrm{H}}$ | High level output voltage | $\mathrm{V}_{10}=4.7 \mathrm{~V}$ | $\mathrm{I}_{11}=100 \mu \mathrm{~A}$ | 3.5 |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{11 \mathrm{~L}}$ | Low level output voltage | $\mathrm{V}_{10}=5.3 \mathrm{~V}$ | $\mathrm{I}_{11}=100 \mu \mathrm{~A}$ |  |  | 0.5 |
| $\mathrm{I}_{11 \mathrm{SI}}$ | Sink output current | $\mathrm{V}_{10}=5.3 \mathrm{~V}$ | V |  |  |  |
| $-\mathrm{I}_{1150}$ | Source output current | $\mathrm{V}_{10}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{10}$ | Input bias current | $\mathrm{V}_{10}=5.2 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ |
| $\mathrm{G}_{\mathrm{v}}$ | DC open loop gain | $\mathrm{V}_{11}=1 \mathrm{~V}$ to 3 V |  | 2 | 10 | $\mu \mathrm{~A}$ |

## OSCILLATOR

| $-\mathrm{H}_{14}$ | Oscillator source current |  | 5 |  |  | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

CIRCUIT OPERATION (refer to the block diagram)
The L4962 is monolithic stepdownswitching regulator providing output voltages from 5.1 V to 40 V and delivering 1.5A.
The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1 V on-chip reference (zener zap trimmed to $\pm 2 \%$ ).
This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.
The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 11. Closing the loop directly gives an output voltage of 5.1 V . Higher voltages are obtained by inserting a voltage divider.
Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor $\mathrm{C}_{s s}$ and
allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4 V .
The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has hysteresis to prevent unstable conditions.

Figure 1. Soft start waveforms


Figure 2. Current limiter waveforms


Figure 3. Test and application circuit (Powerdip)


1) $D_{1}$ : BYW98 or 3 A Schottky diode, 45 V of VRRM;
2) $L_{1}$ : CORE TYPE - MAGNETICS 58120-A2 MPP
$\mathrm{N}^{\circ}$ TURNS 45, WIRE GAUGE: 0.8 mm (20 AWG)
3) $\mathrm{C}_{6}, \mathrm{C}_{7}: \mathrm{ROE}, \mathrm{EKR} 220 \mu \mathrm{~F} 40 \mathrm{~V}$

Figure 4. Quiescent drain current vs. supply voltage (0\% duty cycle)


Figure 5. Quiescent drain current vs. supply voltage (100\% duty cycle)


Figure 6. Quiescent drain current vs. junction temperature (0\% duty cycle)


Figure 7. Quiescent drain current vs. junction temperature ( $100 \%$ duty cycle)


Figure 10. Open loop frequency and phase re- sponse of error amplifier


Figure 13. Switching frequency vs. R2 (see test circuit)


Figure 8. Reference voltage (pin 10) vs. $\mathrm{V}_{\mathrm{i}}$ rdip) vs. $\mathrm{V}_{\mathrm{i}}$


Figure 11. Switching frequency vs. input voltage


Figure 14. Line transient response


Figure 9. Reference voltage (pin 10 ) vs. junction temperature


Figure 12. Switching frequency vs. junction temperature


Figure 15. Load transient response


Figure 16. Supply voltage ripple rejection vs. frequency


Figure 17. Dropout voltage between pin 7 and pin 2 vs. current at pin 2


Figure 20. Efficiency vs. output current


Figure 23. Efficiency vs. output voltage


Figure 18. Dropout voltage between pin 7 and 2 vs. junction temperature


Figure 21. Efficiency vs. output current


Figure 24. Maximum allowable power dissipation vs. ambient temperature (Powerdip)


## APPLICATION INFORMATION

Figure 25. Typical application circuit

$\mathrm{C}_{1}, \mathrm{C}_{6}, \mathrm{C}_{7}$ : EKR (ROE)
D1: BYW98 OR VISK340 (SCHOTTKY)
SUGGESTED INDUCTORS: $\left(L_{1}\right)=$ MAGNETICS 58120 - A2MPP - 45 TURNS - WIRE GAUGE 0.8mm (20AWG) COGEMA 946043
OR U15, GUP15, 60 TURNS 1 mm , AIR GAP 0.8 mm (20 AWG) - COGEMA 969051.

Figure 26. P.C. board and component layout of the circuit of Fig. 25 (1: 1 scale)


| Resistor values for <br> standard output 7 voltages |  |  |
| :---: | :---: | :---: |
| $\mathbf{V}_{0}$ | $\mathbf{R 3}$ | $\mathbf{R 4}$ |
| 12 V | $4.7 \mathrm{~K} \Omega$ | $6.2 \mathrm{~K} \Omega$ |
| 15 V | $4.7 \mathrm{~K} \Omega$ | $9.1 \mathrm{~K} \Omega$ |
| 18 V | $4.7 \mathrm{~K} \Omega$ | $12 \mathrm{~K} \Omega$ |
| 24 V | $4.7 \mathrm{~K} \Omega$ | $18 \mathrm{~K} \Omega$ |

## APPLICATION INFORMATION (continued)

Figure 27. - A minimal 5.1V fixed regulator; Very few component are required


Figure 28. Programmable power supply


## APPLICATION INFORMATION (continued)

Figure 29. DC-DC converter $5.1 \mathrm{~V} / 4 \mathrm{~A}, \pm 12 \mathrm{~V} / 1 \mathrm{~A}$. A suggestion how to synchronize a negative output


L1, L3 = COGEMA 946043 (969051)
L2 = COGEMA 946044 (946045)

Figure 30. In multiple supplies several L4962s can be synchronized as shown


Figure 31. Preregulator for distributed supplies


* L2 and C2 are necessary to reduce the switching frequency spikes when linear regulators are remote from L4962


## MOUNTING INSTRUCTION

The Rth-j-amb of the L4962 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 32).
The diagram of figure 33 shows the $R_{\text {th-j-amb }}$ as a function of the side "l" of two equal square copper areas having the thickness of $35 \mu$ ( 1.4 mils). During
soldering the pins temperature must not exceed $260^{\circ} \mathrm{C}$ and the soldering time must not be longer than 12 seconds.
The external heatsink or printed circuit copper are must be connected to electrical ground.

Figure 32. Example of P.C. board copper area which is used as heatsink


Figure 33. Maximum dissipable power and junction to ambient thermal resistance vs. side "I"


POWERDIP PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 20.0 |  |  | 0.787 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 17.78 |  |  | 0.700 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 1.27 |  |  | 0.050 |



HEPTAWATT PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 4.8 |  |  | 0.189 |
| C |  |  | 1.37 |  |  | 0.054 |
| D | 2.4 |  | 2.8 | 0.094 |  | 0.110 |
| D1 | 1.2 |  | 1.35 | 0.047 |  | 0.053 |
| E | 0.35 |  | 0.55 | 0.014 |  | 0.022 |
| F | 0.6 |  | 0.8 | 0.024 |  | 0.031 |
| F1 |  |  | 0.9 |  |  | 0.035 |
| G | 2.41 | 2.54 | 2.67 | 0.095 | 0.100 | 0.105 |
| G1 | 4.91 | 5.08 | 5.21 | 0.193 | 0.200 | 0.205 |
| G2 | 7.49 | 7.62 | 7.8 | 0.295 | 0.300 | 0.307 |
| H2 |  |  | 10.4 |  |  | 0.409 |
| H3 | 10.05 |  | 10.4 | 0.396 |  | 0.409 |
| L |  | 16.97 |  |  | 0.668 |  |
| L1 |  | 14.92 |  |  | 0.587 |  |
| L2 |  | 21.54 |  |  | 0.848 |  |
| L3 |  | 22.62 |  |  | 0.891 |  |
| L5 | 2.6 |  | 3 | 0.102 |  | 0.118 |
| L6 | 15.1 |  | 15.8 | 0.594 |  | 0.622 |
| L7 | 6 |  | 6.6 | 0.236 |  | 0.260 |
| M |  | 2.8 |  |  | 0.110 |  |
| M1 |  | 5.08 |  |  | 0.200 |  |
| Dia | 3.65 |  | 3.85 | 0.144 |  | 0.152 |
|  |  |  |  |  |  |  |
|  |  | $L 5$ | $\begin{array}{r} \mathrm{L2} \\ \mathrm{~L} 3 \end{array}$ |  |  |  |

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1996 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

### 1.5A SWITCHING REGULATOR

■ 1.5A OUTPUT LOAD CURRENT

- 5.1 TO 36V OUTPUT VOLTAGE RANGE
- DISCONTINUOUS VARIABLE FREQUENCY MODE
- PRECISE (+/-2\%) ON CHIP REFERENCE
- VERY HIGH EFFICIENCY
- VERYFEW EXTERNALCOMPONENTS
- NO FREQ. COMPENSATION REQUIRED
- RESET AND POWER FAIL OUTPUT FOR MICROPROCESSOR
- INTERNAL CURRENT LIMITING
- THERMAL SHUTDOWN


## DESCRIPTION

The L4963 is a monolithic power switching regulator delivering 1.5 A at 5.1 V . The output voltage is adjustable from 5.1 V to 36 V , working in discontinuous variable frequency mode. Features of the device include remote inhibit, internal current limiting and thermal protection, reset and power fail outputs for microprocessor.


The L4963 is mounted in a $12+3+3$ lead Powerdip (L4963) and SO20 large (L4963D) plastic packages and requires very few external components.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol |  | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SO20 | Powerdip |  |  |  |
| $V_{i}$ |  | Input Voltage (pin 1 and pin 3 connected togheter) | 47 | V |
| $\mathrm{V}_{3}-\mathrm{V}_{2}$ |  | Input to Output Voltage Difference | 47 | V |
| $\mathrm{V}_{2}$ |  | Negative Output DC Voltage | -1 | V |
| $\mathrm{V}_{2}$ |  | Negative Output Peak Voltage at $\mathrm{t}=0.2 \mu \mathrm{~s}, \mathrm{f}=50 \mathrm{kHz}$ | -5 | V |
| $\mathrm{V}_{8}$ | $\mathrm{V}_{7}$ | Power Fail Input | 25 | V |
| $\mathrm{V}_{9}, \mathrm{~V}_{11}$ | $\mathrm{V}_{8}, \mathrm{~V}_{10}$ | Reset and Power Fail Output | $\mathrm{V}_{\mathrm{i}}$ |  |
| $\mathrm{V}_{10}$ | $\mathrm{V}_{9}$ | Reset Delay Input | 5.5 | V |
| $\mathrm{V}_{13}, \mathrm{~V}_{18}$ | $\mathrm{V}_{12}, \mathrm{~V}_{16}$ | Feedback and Inhibit Inputs | 7 | V |
| $\mathrm{V}_{19}, \mathrm{~V}_{20}$ | $\mathrm{V}_{17}, \mathrm{~V}_{18}$ | Oscillator Inputs | 5.5 | V |
| $P_{\text {tot }}$ |  | Total Power Dissipation Tpins $\leq 90^{\circ} \mathrm{C}$ (Power DIP) <br> ( $\mathrm{T}_{\text {amb }}=70^{\circ} \mathrm{C}$ no coppper area on PCB) <br> ( $\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}, 4 \mathrm{~cm}^{2}$ copper area on PCB) | $\begin{gathered} 5 \\ 1.3 \\ 2 \end{gathered}$ | $\begin{aligned} & \text { W } \\ & w \\ & w \end{aligned}$ |
| $\mathrm{T}_{\text {stg }}, \mathrm{T}_{\mathrm{j}}$ |  | Storage \& Junction Temperature <br> (Tamb $=70^{\circ} \mathrm{C} 6 \mathrm{~cm}^{2}$ copper area on PCB) | $\begin{gathered} -40 \text { to } 150 \\ 1.45 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & \mathrm{~W} \end{aligned}$ |
| $\mathrm{P}_{\text {tot }}$ |  | Total Power Dissipation Tpins $\leq 90^{\circ} \mathrm{C}$ (SO20L) | 4 | W |

PIN CONNECTION (top view)


PIN FUNCTIONS

| SO20L | Power DIP | Name | Description |
| :---: | :---: | :---: | :---: |
| 1 | 1 | SIGNAL SUPPLY VOLTAGE | Must be Connected to pin 3 |
| 2 | 2 | OUTPUT | Regulator output |
| 3 | 3 | SUPPLY VOLTAGE | Unregulated voltage input. An internal regulator powers the internal logic. |
| $\begin{gathered} 4,5,6,7 \\ 14,15,16,17 \end{gathered}$ | $\begin{gathered} 4,5,6 \\ 13,14,15 \end{gathered}$ | GROUND | Common ground terminal |
| 8 | 7 | POWER FAIL INPUT | Input of the power fail circuit. The threshold can be modified introducing an external voltage divider between the Supply Voltage and GND. |
| 9 | 8 | POWER FAIL OUTPUT | Open collector power fail signal output. This output is high when the supply voltage is safe. |
| 10 | 9 | RESET DELAY | A capacitor connected between this terminal and ground determines the reset signal delay time. |
| 11 | 10 | RESET OUTPUT | Open collector reset signal output. This output is high when the output voltage value is correct. |
| 12 | 11 | REFERENCE VOLTAGE | Reference voltage output. |
| 13 | 12 | FEEDBACK INPUT | Feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1 V operation; it is connected via a divider for higher voltages. |
| 18 | 16 | INHIBIT INPUT | TTL level remote inhibit. A logic low level on this input disables the device. |
| 19 | 17 | C OSCILLATOR | Oscillator waveform. A capacitor connected between this terminal and ground modifies the maximum oscillator frequency. |
| 20 | 18 | R OSCILLATOR FREQ. | A resistor connected between this terminal and ground defines the maximum switching frequency. |

## THERMAL DATA

| Symbol | Parameter | SO20 | Powerdip | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $R_{\text {th } j \text { j-pins }}$ | Thermal Resistance Junction to Pins | max. | 15 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th } j \text {-amb }}$ | Thermal Resistance Junction to Ambient (*) | $\max$. | 85 | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^1]
## CIRCUIT DESCRIPTION (Refer to Block Diagram)

The L4963 is a monolithic stepdown regulator providing 1.5 A at 5.1 V working in discontinuous variable frequency mode. In normal operation the device resonates at a frequency depending primarily on the inductance value, the input and output voltage and the load current. The maximum switching however can be limited by an internal oscillator, which can be programmed by only one external resistor.
The fondamental regulation loop consists of two comparators, a precision 5.1 V on-chip reference and a drive latch. Briefly the operation is as follows: when the choke ends its discharge the catch freewheeling recirculation filter diode begins to come out of forward conduction so the output voltage of the device approaches ground. When the output voltage reaches -0.1 V the internal comparator sets the latch and the power stage is turned on. Then the inductor current rises linearly until the voltage sensed at the feedback input reaches the 5.1V reference.

The second comparator then resets the latch and the output stage is turned off. The current in the choke falls linearly until it is fully discharged, then the cycle repeats. Closing the loop directly gives an output voltage of 5.1 V . Higher output voltages are
obtained by inserting a voltage divider and this method of control requires no frequency compensation network. At output voltages greater than 5.1 V the available output current must be derated due to the increased power dissipation of the device.
Output overload protection is provided by an internal current limiter. The load current is sensed by a on-chip metal resistor connected to a comparator which resets the latch and turns off the power stage in overload condition. The reset circuits (see fig. 1) generates an output high signal when the output voltage value is correct. It has an open collector output and the output signal delay time can be programmed with an external capacitor. A powerfail circuit is also available and is used to monitor the supply voltage. Its output goes high when the supply voltage reaches a pre-programmed treshold set by a voltage divider to its input from the supply to ground. With the input left open the threshold is approximately equal to 5.1 V . The output of the power fail is an open collector.
A TTL level inhibit is provided for applications such as remote on/off control. This input is activated by a low logic level and disables circuits operation.
The thermal overload circuit disables the device when the junction temperature is about $150^{\circ} \mathrm{C}$ and has hysteresis to prevent unstable conditions.

Figure 1: Reset and Power Fail Function


ELECTRICAL CHARACTERISTIC (Refer to the test circuit $V_{i}=30 \mathrm{~V} \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Condition s | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| V | Output Voltage Range | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V} \mathrm{I}_{0}=0.5 \mathrm{~A}$ | $\mathrm{V}_{\text {ref }}$ |  | 36 | V | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{i}$ | Input Voltage Range | $\mathrm{V}_{0}=\mathrm{V}_{\text {ref }}$ to $36 \mathrm{~V} \mathrm{I}_{0}=0.5 \mathrm{~A}$ | 9 |  | 46 | V | 2 |
| $\mathrm{V}_{12}$ | Feedback Voltage | $\mathrm{V}_{\mathrm{i}}=9$ to $46 \mathrm{~V} \mathrm{I}_{0}=0.5 \mathrm{~A}$ | 5 | 5.1 | 5.2 | V | 2 |
| $\mathrm{I}_{12}$ | Input Bias Current | $\begin{aligned} & V_{i}=15 \mathrm{~V} V_{12}=6 \mathrm{~V} \\ & \mathrm{~V}_{17 \mathrm{f}}=5 \mathrm{~V} \end{aligned}$ |  | 5 | 20 | $\mu \mathrm{A}$ | 3a |
| Vos12 | Input Offset Voltage |  |  | 5 | 10 | mV | 3a |
| $\Delta \mathrm{V}_{\text {o }}$ | Line Regulation | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=9 \text { to } 46 \mathrm{~V} \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \\ & \mathrm{I}_{0}=0.5 \mathrm{~A} \end{aligned}$ |  | 15 | 50 | mV | 2 |
| $\Delta \mathrm{V}$ 。 | Load Regulation | $\begin{aligned} & \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \\ & \mathrm{I}_{0}=0.5 \text { to } 1.5 \mathrm{~A} \end{aligned}$ |  | 15 | 45 | mV | 2 |
| $\mathrm{V}_{\mathrm{d}}$ | Dropout Voltage Between pin 3 and pin 2 | $\begin{aligned} & \mathrm{I}_{2}=3 \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{i}}=20 \mathrm{~V} \end{aligned}$ |  | 1.5 | 2 | V | 2 |
| $\mathrm{I}_{2}$ | Current Limiting | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=9 \text { to } 46 \mathrm{~V} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \text { to } 28 \mathrm{~V} \end{aligned}$ | 3.5 |  | 6.5 | A | 2 |
| Io | Maximum Operating Load Current | $\mathrm{V}_{\mathrm{i}}=9$ to $46 \mathrm{~V} \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }}$ | 1.5 |  |  | A | 2 |
| SVR | Supply Voltage Ripple Rejection | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=2 \mathrm{Vrms} \mathrm{~V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \\ & \text { fripple }=100 \mathrm{~Hz} \mathrm{I}_{0}=1.5 \mathrm{~A} \end{aligned}$ | 50 | 56 |  | dB | 2 |
| $\mathrm{V}_{11}$ | Reference Voltage | $\begin{aligned} & V_{i}=9 \text { to } 46 \mathrm{~V} \\ & O<I_{11}<5 \mathrm{~mA} \end{aligned}$ | 5 | 5.1 | 5.2 | V | 3a |
|  | Average Temperature Coefficient of Ref. Volt. | $\mathrm{T}_{\mathrm{j}}=0$ to $125^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | - |
| $\Delta \mathrm{V}_{11}$ | $\mathrm{V}_{\text {ref }}$ Line Regulation | $\mathrm{V}_{\mathrm{i}}=9$ to 46 V |  | 10 | 20 | mV | 3a |
| $\Delta \mathrm{V}_{11}$ | $\mathrm{V}_{\text {ref }}$ Line Regulation | $\begin{aligned} & \mathrm{I}_{\text {ref }}=0 \text { to } 5 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{i}}=46 \mathrm{~V} \mathrm{R}_{\text {osc }}=51 \mathrm{~K} \Omega \end{aligned}$ | $\begin{aligned} & 65 \\ & 69 \end{aligned}$ | 7 | 15 | mV | 3a |
| $\eta$ | Efficiency | $\mathrm{I}_{0}=1.5 \mathrm{~A} \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }}$ | 65 | 75 |  | \% | 2 |
| $\mathrm{T}_{\text {sd }}$ | Thermal Shutdown Junction Temperature |  | 145 | 150 |  | ${ }^{\circ} \mathrm{C}$ | - |
|  | Hysteresis |  |  | 30 |  | ${ }^{\circ} \mathrm{C}$ | - |

DC CHARACTERISTICS

| $\mathrm{I}_{\mathrm{q}}$ | Quescent Drain Current | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V}$ <br> $\mathrm{I}_{0}=0 \mathrm{~mA}$ | $\mathrm{~V}_{16}=\mathrm{V}_{12}=0$ |  | 14 | 20 | mA | 3 a |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{16}=\mathrm{V}_{\text {ref }}$ <br> $\mathrm{V}_{12}=5.3 \mathrm{~V}$ |  | 11 | 16 | mA | 3 a |  |

## INHIBIT

| $\mathrm{V}_{16 \mathrm{~L}}$ | Low Input Voltage | $\mathrm{V}_{\mathrm{i}}=9$ to 46 V | 0.3 |  | 0.8 | V | 2 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{16 \mathrm{H}}$ | High Input Voltage | $\mathrm{V}_{\mathrm{i}}=9$ to 46 V | 2 |  | 5.5 | V | 2 |
| $\mathrm{I}_{16 \mathrm{~L}}$ | Input Current with Low <br> Input Voltage | $\mathrm{V}_{16}=0.8 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{~A}$ | 2 |
| $\mathrm{I}_{16 \mathrm{~L}}$ | Input Current with High <br> Input Voltage | $\mathrm{V}_{16}=2 \mathrm{~V}$ | 10 | 20 | $\mu \mathrm{~A}$ | 2 |  |

ELECTRICAL CHARACTERISTIC (Continued)

| Symbol | Parameter | Test Condition s | Min. | Typ. | Max. | Unit | Fig. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

RESET

| $\mathrm{V}_{12}$ | Rising Threshold Voltage | $\mathrm{V}_{\mathrm{i}}=9$ to 46 V | $\mathrm{V}_{\text {ref }}$ <br> -150 | $\mathrm{V}_{\text {ref }}$ <br> -100 | $\mathrm{V}_{\text {ref }}$ <br> -50 | mV | 3 b |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{12}$ | Falling Threshold Voltage | $\mathrm{V}_{\mathrm{i}}=9$ to 46 V | $\mathrm{V}_{\text {ref }}$ <br> -150 | $\mathrm{V}_{\text {ref }}$ <br> -200 | $\mathrm{V}_{\text {ref }}$ <br> -250 | mV | 3 b |
| $\mathrm{~V}_{9 \mathrm{D}}$ | Delay Rising Thereshold <br> Voltage | $\mathrm{V}_{7}=$ OPEN | 4.3 | 4.5 | 4.7 | V | 3 b |
| $\mathrm{~V}_{9 F}$ | Delay Falling Thereshold <br> Voltage |  | 1 | 1.5 | 2 | V | 3 b |
| $-\mathrm{I}_{9 \mathrm{so}}$ | Delay Source Current | $\mathrm{V}_{9}=4.7 \mathrm{~V} \mathrm{~V}_{12}=5.3 \mathrm{~V}$ | 70 | 110 | 140 | $\mu \mathrm{~A}$ | 3 b |
| $\mathrm{l}_{9 \mathrm{SI}}$ | Delay Sink Current | $\mathrm{V}_{9}=4.7 \mathrm{~V} \mathrm{~V}_{12}=4.7 \mathrm{~V}$ | 10 |  |  | mA | 3 b |
| $\mathrm{I}_{10}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V} \mathrm{~V}_{7}=8.5 \mathrm{~V}$ | 50 |  |  | $\mu \mathrm{~A}$ | 3 b |
| $\mathrm{~V}_{10}$ | Output Saturation Volt. | $\mathrm{I}_{10}=15 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=3$ to 46 V |  |  | 0.4 | V | 3 b |

POWER FAIL

| $\mathrm{V}_{\mathrm{R}}$ | Rising Threshold Voltage | Pin7 = open | 17.5 | 19 | 20.5 | V | 3 c |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{F}}$ | Falling Threshold Voltage | Pin7 = open | 14.25 | 15 | 15.75 | V | 3 c |
| $\mathrm{V}_{7}$ | Rising Threshold Voltage | $\mathrm{V}_{\mathrm{i}}=20 \mathrm{~V}$ | 4.14 | 4.5 | 4.86 | V | - |
| $\mathrm{V}_{7}$ | Falling Threshold Voltage | $\mathrm{V}_{\mathrm{i}}=20 \mathrm{~V}$ | 3.325 | 3.5 | 3.675 | V | - |
| $\mathrm{V}_{\mathrm{s}}$ | Output Saturation Volt. | $\mathrm{I}_{\mathrm{a}}=5 \mathrm{~mA}$ |  |  | 0.4 | V | 3 c |
| $\mathrm{I}_{\mathrm{s}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{i}}=46 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{~A}$ | 3 c |

OSCILLATOR

| f | Oscillator Frequency | $\mathrm{R}_{\mathrm{T}}=51 \mathrm{~K} \Omega$ | 46 | 60 | 79 | kHz | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f | Oscillator Frequency | $\begin{aligned} & \mathrm{V}_{1}=9 \text { to } 46 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{i}}=0 \text { to } 125^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{T}}=51 \mathrm{~K} \Omega \end{aligned}$ | 42 |  | 83 | kHz | - |

Figure 2: Test Circuit

(*) CORE 58121 MAENETJCS 34 TURNS diam 9.9 mm tAWG 20)

Figure 3: DC Test Circuit
Figure 3a


Figure 3b


Figure 3c


Figure 4: Quiescent Drain Current vs. Supply Voltage (0\% Duty Cycle)


Figure 6: Quiescent Drain Current vs. Junction Temperature (0\% Duty Cycle)


Figure 5: Quiescent Drain Current vs. Supply Voltage (100\% Duty Cycle)


Figure 7: Quiescent Drain Current vs. Junction Temperature (100\% Duty Cycle)


SGS-THOMSON RMUEMOELETTMONUCS

Figure 8: Reference Voltage vs. $\mathrm{V}_{\mathrm{i}}$


Figure 10: Line Transient Response


Figure 12: Supply Voltage Ripple Rejection vs. Frequency


Figure 9: Reference Voltage vs. $\mathrm{T}_{\mathrm{j}}$


Figure 11: Load Transient


Figure 13: Dropout Voltage Between pi3 and 2 vs. Current at pin2


SGS-THOMSON
Wiemoclectionncs

Figure 14: Dropout Voltage Between pin3 and 2 vs. Junction Temperature


Figure 16: Power Dissipation (device only) vs. Input Voltage (Powerdip Package Only)


Figure 18: Voltage and Current Waveform at pin2


Figure 15: Maximum Allowable PowerDissipation vs. Ambient Temperature (Powerdip Package Only)


Figure 17: Power Dissipation (device only) vs. Output Voltage (Powerdip Package Only)


Figure 19: Efficiency vs. Output Current (Powerdip Package Only)


SGS-THOMSON


Figure 20: Efficiency vs. Output Voltage (Powerdip Package Only)


Figure 22: Current Limit vs. Input Voltage


Figure 24: Oscillator Frequency vs. Junction Temperature


Figure 21: Current Limit vs. Junction Temperature $\mathrm{V}_{\mathrm{i}}=30 \mathrm{~V}$


Figure 23: Oscillator Frequency vs. R2 (see fig. 26)


Figure 25: Oscillator Frequency vs. Input Voltage


SGS-THOMSON KNemorLecimopice

Figure 26: Evaluation Board Circuit


## PART LIST

| CAPACITOR |  |
| :--- | :--- |
| C 1 | $1000 \mu \mathrm{~F} 50 \mathrm{~V}$ EKR ( ${ }^{*}$ ) |
| C 2 | 2.2 mF 16 V |
| C 3 | $1000 \mu \mathrm{~F} 40 \mathrm{~V}$ with low ESR |
| C 4 | $1 \mu \mathrm{~F} 50 \mathrm{~V}$ film |
| RESISTOR |  |
| R1 | $1 \mathrm{~K} \Omega$ |
| R2 | $51 \mathrm{~K} \Omega$ |
| R3 | $1 \mathrm{~K} \Omega$ |
| R4 | $1 \mathrm{~K} \Omega$ |
| R5, R6 | see table |


| Resistor Values for Standard Output Voltages |  |  |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathbf{o}}$ | $\mathbf{R 6}$ | $\mathbf{R 5}$ |
| 12 | $4.7 \mathrm{~K} \Omega$ | $6.2 \mathrm{~K} \Omega$ |
| 15 | $4.7 \mathrm{~K} \Omega$ | 9.1 KW |
| 18 | $4.7 \mathrm{~K} \Omega$ | 12 KW |
| 24 | $4.7 \mathrm{~K} \Omega$ | 18 KW |

Diode: BYW98
Core: $\mathrm{L}=40 \mu \mathrm{H}$ Magnetics 58121-A2MPP34 Turns 0.9 mm (20AWG)
(*) Minimum $^{*} 100 \mu \mathrm{~F}$ if $\mathrm{V}_{\mathrm{i}}$ is a preregulated offline SMPS output or $1000 \mu \mathrm{~F}$ if a 50 Hz transformer plus rectifiers is used.

Figure 27: P.C. Board and Component Layout of the Circuit of fig. 26 (Powerdip Package) (1:1 scale).


Figure 28: Thermal Characteristics


Figure 29: Junction to Ambient Thermal Resistance vs. Area on Board Heatsink (SO20)


Figure 30: A Minimal 5.1 Fixed Regulator - Very Few Components are Required


Figure 31: A Minimal Components count for $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$


POWERDIP18 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 24.80 |  |  | 0.976 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 20.32 |  |  | 0.800 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 2.54 |  |  | 0.100 |



SO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX, | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | 45 (typ.) |  |  |  |  |  |
| D | 12.6 |  | 13.0 | 0.496 |  | 0.512 |
| E | 10 |  | 10.65 | 0.394 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| F | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| L | 0.5 |  | 1.27 | 0.020 |  | 0.050 |
| M |  |  | 0.75 |  |  | 0.030 |
| S | 8 (max.) |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## 10A SWITCHING REGULATOR

## - 10A OUTPUT CURRENT

- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90\% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULATION
- INTERNAL CURRENT LIMITING
- PRECISE $5.1 \mathrm{~V} \pm 2 \%$ ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


## DESCRIPTION

The L4970A is a stepdown monolithic power switching regulator delivering 10A at a voltage variable from 5.1 to 40 V .

## MULTIPOWER BCD TECHNOLOGY



Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4970A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15 -lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500 KHz allows reduction in the size and cost of external filter components.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{9}$ | Input Voltage | 55 | V |
| $\mathrm{~V}_{9}$ | Input Operating Voltage | 50 | V |
| $\mathrm{~V}_{7}$ | Output DC Voltage <br> Output Peak Voltage at $\mathrm{t}=0.1 \mu \mathrm{~s} \mathrm{f}=200 \mathrm{KHz}$ | -1 |  |
| $\mathrm{I}_{7}$ | Maximum Output Current | -7 | V |
| $\mathrm{~V}_{6}$ | Bootstrap Voltage <br> Bootstrap Operating Voltage | Internally Limited |  |
| $\mathrm{V}_{3}, \mathrm{~V}_{12}$ | Input Voltage at Pins 3,12 | 65 | V |
| $\mathrm{~V}_{4}$ | Reset Output Voltage | $\mathrm{V}_{9}+15$ | 12 |
| $\mathrm{I}_{4}$ | Reset Output Sink Current | 50 | V |
| $\mathrm{~V}_{5}, \mathrm{~V}_{10}, \mathrm{~V}_{11}, \mathrm{~V}_{13}$ | Input Voltage at Pin $5,10,11,13$ | 50 | V |
| $\mathrm{I}_{5}$ | Reset Delay Sink Current | 7 | mA |
| $\mathrm{I}_{10}$ | Error Amplifier Output Sink Current | 30 | V |
| $\mathrm{I}_{12}$ | Soft Start Sink Current | mA |  |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {case }}<120^{\circ} \mathrm{C}$ | 30 | A |
| $\mathrm{~T}_{\mathrm{j}}, \mathrm{T}_{\text {stg }}$ | Junction and Storage Temperature | 30 | mA |

PIN CONNECTION (Top view)
(P)

## THERMAL DATA

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :--- | :---: | :---: |
| $R_{\text {th }} \mathrm{j}$-case | Thermal Resistance Junction-case | $\max$ | 1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-amb | Thermal Resistance Junction-ambient | $\max$ | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

PIN FUNCTIONS

| $\mathrm{N}^{\circ}$ | Name | Function |
| :---: | :---: | :---: |
| 1 | OSCILLATOR | $\mathrm{R}_{\text {osc. }}$. External resistor connected to ground determines the constant charging current of Cosc. |
| 2 | OSCILLATOR | Cosc. External capacitor connected to ground determines (with $\mathrm{R}_{\text {osc }}$ ) the switching frequency. |
| 3 | RESET INPUT | Input of Power Fail Circuit. The threshold is 5.1 V . It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \mathrm{~K} \Omega$ resistor when power fail signal not required. |
| 4 | RESET OUT | Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe. |
| 5 | RESET DELAY | A C ${ }_{d}$ capacitor connected between this terminal and ground determines the reset signal delay time. |
| 6 | BOOTSTRAP | A $\mathrm{C}_{\text {boot }}$ capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor. |
| 7 | OUTPUT | Regulator Output. |
| 8 | GROUND | Common Ground Terminal |
| 9 | SUPPLY VOLTAGE | Unregulated Input Voltage. |
| 10 | FREQUENCY COMPENSATION | A series RC network connected between this terminal and ground determines the regulation loop gain characteristics. |
| 11 | FEEDBACK INPUT | The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation; It is connected via a divider for higher voltages. |
| 12 | SOFT START | Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant. |
| 13 | SYNC INPUT | Multiple L4970A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse. |
| 14 | $\mathrm{V}_{\text {ref }}$ | 5.1V V ${ }_{\text {ref }}$ Device Reference Voltage. |
| 15 | $\mathrm{V}_{\text {start }}$ | Internal Start-up Circuit to Drive the Power Stage. |

CIRCUIT OPERATION (refer to the block diagram)
The L4970A is a 10A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.
The device can deliver 10A at an output voltage adjustable from 5.1 V to 40 V , and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

## BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to 5.1 V $\pm 2 \%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.
An external bootstrap capacitor charged to 12 V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50 ns . Due to the fast commutation switching frequencies up to 500 kHz are possible.
The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1 \mathrm{~V} \pm$ $2 \%$ on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and

Figure 1: Feedforward Waveform


Figure 2: Soft Start Function


Figure 3: Limiting Current Function

stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1 V , higher voltages are obtained by inserting a voltage divider.
At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.
Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40 kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures
a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40 kHz .
The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5 V the reset output goes low immediately. The reset output is an open collector-drain.
Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5 V .
Fig 4B shows the case when the output is 5.1 V but the supply voltage is not yet higher than the fixed threshold.
The thermal protection disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has an hysterysis to prevent unstable conditions.

Figure 4: Reset and Power Fail Functions.


ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R}_{4}=16 \mathrm{~K} \Omega$,
$\mathrm{C}_{9}=2.2 \mathrm{nF}$, fsw $=200 \mathrm{KHz}$ typ, unless otherwise specified)
DYNAMIC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{i}}$ | input Voltage Range (pin 9) | $\begin{aligned} & V_{0}=V_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \mathrm{I}_{0}=10 \mathrm{~A} \end{aligned}$ | 15 |  | 50 | V | 5 |
| V | Output Votage | $\begin{aligned} & V_{i}=15 V \text { to } 50 V \\ & I_{0}=5 A ; V_{0}=V_{\text {re }} f \end{aligned}$ | 5 | 5.1 | 5.2 | V | 5 |
| $\Delta \mathrm{V}$ 。 | Line Regulation | $\begin{aligned} & V_{i}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & I_{0}=5 A ; V_{0}=V_{\text {ref }} \end{aligned}$ |  | 12 | 30 | mV | 5 |
| $\Delta \mathrm{V}$ 。 | Load Regulation | $\begin{aligned} & V_{0}=V_{\text {ref }} \\ & I_{0}=3 A \text { to } 6 A \\ & I_{0}=2 A \text { to } 10 \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ | 5 |
| $V_{d}$ | Dropout Voltage Between Pin 9 and 7 | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 0.55 \\ 1.1 \\ \hline \end{gathered}$ | $\begin{aligned} & 0.8 \\ & 1.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 5 |
| $\mathrm{I}_{7}$ | Max. Limiting Current | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V | 11 | 13 | 15 | A | 5 |
| $\eta$ | Efficiency | $\begin{aligned} & \mathrm{I}_{0}=5 \mathrm{~A} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{0}=12 \mathrm{~V} \end{aligned}$ | 80 | $\begin{aligned} & 85 \\ & 92 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ | 5 |
|  |  | $\begin{aligned} & \mathrm{I}_{0}=10 \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{0}=12 \mathrm{~V} \end{aligned}$ | 75 | $\begin{aligned} & 80 \\ & 87 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ | 5 |
| SVR | Supply Voltage Ripple Reject. | $\begin{aligned} & V_{i}=2 \mathrm{VRMS} ; \mathrm{I}_{0}=5 \mathrm{~A} \\ & \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \\ & \hline \end{aligned}$ | 56 | 60 |  | dB | 5 |
| f | Switching Frequency |  | 180 | 200 | 220 | KHz | 5 |
| $\frac{\Delta \mathrm{f}}{\Delta \mathrm{~V}_{\mathrm{i}}}$ | Voltage Stability of Swiching Frequency | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 45 V |  | 2 | 6 | \% | 5 |
| $\frac{\Delta f}{T_{j}}$ | Temperature Stability of Swiching Frequency | $\mathrm{T}_{\mathrm{j}}=0$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | \% | 5 |
| $f_{\text {max }}$ | Maximum Operating Switching Frequency | $\begin{aligned} & V_{0}=V_{\text {reff }} ; R_{4}=10 \mathrm{~K} \Omega \\ & I_{0}=10 A ; C_{9}=1 \mathrm{nF} \end{aligned}$ | 500 |  |  | KHz | 5 |

## $V_{\text {ref }}$ SECTION (pin 14)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{14}$ | Reference Voltage |  | 5 | 5.1 | 5.2 | V | 7 |
| $\Delta \mathrm{~V}_{14}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 50 V |  | 10 | 25 | mV | 7 |
| $\Delta \mathrm{~V}_{14}$ | Load Regulation | $\mathrm{I}_{14}=0$ to 1 mA |  | 20 | 40 | mV | 7 |
| $\frac{\Delta \mathrm{~V}_{14}}{\Delta \mathrm{~T}}$ | Average Temperature <br> Coefficient Reference <br> Voltage | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 7 |
| $\mathrm{I}_{14 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{14}=0$ |  | 70 |  | mA | 7 |

## $V_{\text {start }}$ SECTION (pin 15)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{15}$ | Reference Voltage |  | 11.4 | 12 | 12.6 | V | 7 |
| $\Delta \mathrm{~V}_{15}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V |  | 0.6 | 1.4 | V | 7 |
| $\Delta \mathrm{~V}_{15}$ | Load Regulation | $\mathrm{I}_{15}=0$ to 1 mA |  | 50 | 200 | mV | 7 |
| $\mathrm{I}_{15 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{15}=0 \mathrm{~V}$ |  | 80 |  | mA | 7 |

ELECTRICAL CHARACTERISTICS (continued)

## DC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{90 n}$ | Turn-on Threshold |  | 10 | 11 | 12 | V | 7 A |
| $\mathrm{~V}_{9} \mathrm{Hyst}$ | Turn-off Hysteresys |  |  | 1 |  | V | 7 A |
| $\mathrm{I}_{9 \mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{12}=0 ; \mathrm{S} 1=\mathrm{D}$ |  | 13 | 19 | mA | 7 A |
| $\mathrm{I}_{90 \mathrm{Q}}$ | Operating Supply Current | $\mathrm{V}_{12}=0 ; \mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  | 16 | 23 | mA | 7 A |
| $\mathrm{I}_{7 \mathrm{~L}}$ | Out Leak Current | $\mathrm{V}_{\mathrm{i}}=55 \mathrm{~V} ; \mathrm{S} 3=\mathrm{A} ; \mathrm{V}_{12}=0$ |  |  | 2 | mA | 7 A |

SOFT START

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{12}$ | Soft Start Source Current | $\mathrm{V}_{12}=3 \mathrm{~V} ; \mathrm{V}_{11}=0 \mathrm{~V}$ | 70 | 100 | 130 | $\mu \mathrm{~A}$ | 7 B |
| $\mathrm{~V}_{12}$ | Output Saturation Voltage | $\mathrm{I}_{12}=20 \mathrm{~mA} ; \mathrm{V}_{9}=10 \mathrm{~V}$ |  |  | 1 | V | 7 B |
|  |  | $I_{12}=200 \mu \mathrm{~A} ; \mathrm{V}_{9}=10 \mathrm{~V}$ |  |  | 0.7 | V | 7 B |

## ERROR AMPLIFIER

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{10 \mathrm{H}}$ | High Level Out Voltage | $\mathrm{I}_{10}=-100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{11}=4.7 \mathrm{~V}$ | 6 |  |  | V | 7 C |
| $\mathrm{V}_{10 \mathrm{~L}}$ | Low Level Out Voltage | $\mathrm{I}_{10}=+100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{11}=5.3 \mathrm{~V} ;$ |  |  | 1.2 | V | 7 C |
| $\mathrm{I}_{10 \mathrm{H}}$ | Source Output Current | $\mathrm{V}_{10}=1 \mathrm{~V} ; \mathrm{S} 1=\mathrm{E}$ <br> $\mathrm{V}_{11}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{10 \mathrm{~L}}$ | Sink Output Current | $\mathrm{V} 10=6 \mathrm{~V} ; \mathrm{S} 1=\mathrm{D}$ <br> $\mathrm{V}_{11}=5.3 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{11}$ | Input Bias Current | $\mathrm{Rs}=10 \mathrm{~K} \Omega$ |  | 0.4 | 3 | $\mu \mathrm{~A}$ | - |
| GV | DC Open Loop Gain | $\mathrm{V} \mathrm{VCM}=4 \mathrm{~V} ;$ <br> $\mathrm{Rs}=10 \Omega$ | 60 |  |  | dB | - |
| SVR | Supply Voltage Rejection | $15<\mathrm{V}_{\mathrm{i}}<50 \mathrm{~V} ;$ <br> $\mathrm{R}_{\mathrm{S}}=10 \Omega$ | 60 | 80 |  | dB | - |
| Vos | Input Offset Voltage | $\mathrm{Rs}=50 \Omega$ |  | 2 | 10 | mV | - |

RAMP GENERATOR (pin 2)

| Symbol | Parameter | Test Condition |  | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{2}$ | Ramp Valley | $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  | 1.2 | 1.5 |  | V | 7A |
| $\mathrm{V}_{2}$ | Ramp Peak | $\begin{aligned} & \mathrm{S} 1=\mathrm{C} ; \\ & \mathrm{S} 2=\mathrm{B} ; \end{aligned}$ | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ |  | 2.5 |  | V | 7 A |
|  |  |  | $\mathrm{V}_{\mathrm{i}}=45 \mathrm{~V}$ |  | 5.5 |  | V | 7A |
| $\mathrm{I}_{2}$ | Min. Ramp Current | S1 $=\mathrm{A} ; \mathrm{I}_{1}=100 \mu \mathrm{~A}$ |  |  | 270 | 300 | $\mu \mathrm{A}$ | 7 A |
| $\mathrm{I}_{2}$ | Max. Ramp Current | $\mathrm{S} 1=\mathrm{A} ; \mathrm{I} 1=1 \mathrm{~mA}$ |  | 2.4 | 2.7 |  | mA | 7A |

## SYNC FUNCTION (pin 13)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{13}$ | Low Input Voltage | $\mathrm{V} i=15 \mathrm{~V}$ to $50 \mathrm{~V} ; \mathrm{V}_{12}=0 ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | -0.3 |  | 0.9 | V | 7 A |
| $\mathrm{~V}_{13}$ | High Input voltage | $\mathrm{V} 12=0 ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | 3.5 |  | 5.5 | V | 7 A |
| $\mathrm{I}_{13 \mathrm{~L}}$ | Sync Input Current with <br> Low Input Voltage | $\mathrm{V} 13=\mathrm{V} 2=0.9 \mathrm{~V} ; \mathrm{S} 4=\mathrm{A} ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 0.4 | mA | 7 A |
| $\mathrm{I}_{13 \mathrm{H}}$ | Input Current with High <br> Input Voltage | $\mathrm{V} 13=3.5 \mathrm{~V} ; \mathrm{S} 4=\mathrm{A} ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 1.5 | mA | 7 A |
| $\mathrm{~V}_{13}$ | Output Amplitude |  | 4 | 5 |  | V | - |
| tw | Output Pulse Width | $\mathrm{V}_{\mathrm{thr}}=2.5 \mathrm{~V}$ | 0.3 | 0.5 | 0.8 | $\mu \mathrm{~s}$ | - |

ELECTRICAL CHARACTERISTICS (continued)
RESET AND POWER FAIL FUNCTIONS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{11 \mathrm{R}}$ | Rising Threshold Voltage <br> (pin 11) | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V <br> $\mathrm{~V}_{3}=5.3 \mathrm{~V}$ | $\mathrm{V}_{\text {ref }}$ <br> -120 | $\mathrm{V}_{\text {ref }}$ <br> -100 | $\mathrm{V}_{\text {ref }}$ <br> -80 | V <br> mV | 7 D |
| $\mathrm{V}_{11 \mathrm{~F}}$ | Falling Threshold Voltage <br> (pin 11) | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 4.77 | $\mathrm{V}_{\text {ref }}$ <br> -200 | $\mathrm{V}_{\text {ref }}$ <br> -160 | V <br> mV | 7 D |
| $\mathrm{V}_{5 \mathrm{H}}$ | Delay High Threshold <br> Voltage | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V <br> $\mathrm{~V}_{14}=\mathrm{V}_{11} \quad \mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 4.95 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{5 \mathrm{~L}}$ | Delay Low Threshold <br> Voltage | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{14}=\mathrm{V}_{11} \quad \mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 1 | 1.1 | 1.2 | V | 7 D |
| $-\mathrm{I}_{5 S 0}$ | Delay Source Current | $\mathrm{V}_{3}=5.3 \mathrm{~V} ; \mathrm{V}_{5}=3 \mathrm{~V}$ | 40 | 60 | 80 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{I}_{5 \mathrm{SI}}$ | Delay Sink Current | $\mathrm{V}_{3}=4.7 \mathrm{~V} ; \mathrm{V}_{5}=3 \mathrm{~V}$ | 10 |  |  | mA | 7 D |
| $\mathrm{V}_{4 \mathrm{~S}}$ | Out Saturation Voltage | $\mathrm{I}_{4}=15 \mathrm{~mA} ; \mathrm{S} 1=\mathrm{B}$ <br> $\mathrm{V}_{3}=4.7 \mathrm{~V}$ |  |  | 0.4 | V | 7 D |
| $\mathrm{I}_{4}$ | Output Leak Current | $\mathrm{V}_{4}=50 \mathrm{~V} ; \mathrm{S} 1=\mathrm{A}$ <br> $\mathrm{V}_{3}=5.3 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{V}_{3 \mathrm{R}}$ | Rising Threshold Voltage | $\mathrm{V}_{11}=\mathrm{V}_{14}$ | 4.95 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{3 \mathrm{H}}$ | Hysteresys |  | 0.4 | 0.5 | 0.6 | V | 7 D |
| $\mathrm{I}_{3}$ | Input Bias Current |  |  | 1 | 3 | $\mu \mathrm{~A}$ | 7 D |

Figure 5: Test and Evaluation Board Circuit


TYPICAL PERFORMANCES (using evaluation board) :
$\mathrm{n}=83 \%\left(\mathrm{~V}_{\mathrm{i}}=35 \mathrm{~V} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {REF }} ; \mathrm{l}_{\mathrm{o}}=10 \mathrm{~A} ;\right.$ fsw $\left.=200 \mathrm{KHz}\right)$
$V_{0}$ RIPPLE $=30 \mathrm{mV}$ (at 10A) with output filter capacitor ESR $\leq 60 \mathrm{~m} \Omega$
Line regulation $=5 \mathrm{mV}\left(\mathrm{V}_{\mathrm{i}}=15\right.$ to 50 V$)$
Load regulation $=15 \mathrm{mV}$ ( $\mathrm{l}_{\mathrm{o}}=2$ to 10A)
For component values, refer to test circuit part list.

Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).


PARTS LIST

| $\mathrm{R}_{1}=30 \mathrm{~K} \Omega$ | $\mathrm{C}_{1}, \mathrm{C}_{2}=3300 \mu \mathrm{~F} 63 \mathrm{~V}_{\mathrm{L}}$ EYF (ROE |
| :--- | :--- |
| $\mathrm{R}_{2}=10 \mathrm{~K} \Omega$ | $\mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}=2.2 \mu \mathrm{~F}$ |
| $\mathrm{R}_{3}=15 \mathrm{~K} \Omega$ | $\mathrm{C}_{7}=390 \mathrm{pF}$ Film |
| $\mathrm{R}_{4}=16 \mathrm{~K} \Omega$ | $\mathrm{C}_{8}=22 \mathrm{nF} \mathrm{MKT} 1817$ (ERO) |
| $\mathrm{R}_{5}=22 \Omega 0,5 \mathrm{~W}$ |  |
| $\mathrm{R}_{6}=4 \mathrm{~K} 7$ | $\mathrm{C}_{9}=2.2 \mathrm{nF}$ KP1830 |
| $\mathrm{R}_{7}=10 \Omega$ | $\mathrm{C}_{10}=220 \mathrm{nF}$ MKT |
| $\mathrm{R}_{8}=$ see tab. A | $\mathrm{C}_{11}=2.2 \mathrm{nF} \mathrm{MP1830}$ |
| $\mathrm{R}_{9}=$ OPTION | ${ }^{* *} \mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14}=220 \mu \mathrm{~F} 40 \mathrm{~V}_{\mathrm{L}}$ EKR |
| $\mathrm{R}_{10}=4 \mathrm{~K} 7$ | $\mathrm{C}_{15}=1 \mu \mathrm{~F}$ Film |
| $\mathrm{R}_{11}=10 \Omega$ |  |
| $\mathrm{D} 1=\mathrm{MBR} 1560 \mathrm{CT}$ (or 16A/60V or equivalent) |  |
| $\mathrm{L} 1=40 \mu \mathrm{H}$ | core 58071 MAGNETICS <br> 27 TURNS $\varnothing 1,3 m m ~(A W G ~ 16) ~$ <br> COGEMA 949178 |

[^2]Table A

| $\mathbf{V}_{0}$ | $\mathbf{R}_{9}$ | $\mathbf{R}_{7}$ |
| :---: | :---: | :---: |
| 12 V | $4.7 \mathrm{k} \Omega$ | 6.2 kW |
| 15 V | $4.7 \mathrm{k} \Omega$ | $9.1 \mathrm{k} \Omega$ |
| 18 V | $4.7 \mathrm{k} \Omega$ | $12 \mathrm{k} \Omega$ |
| 24 V | $4.7 \mathrm{k} \Omega$ | $18 \mathrm{k} \Omega$ |

Table B
SUGGESTED BOOTSTRAP CAPACITORS

| Operating Frequency | Bootstrap Cap.c10 |
| :---: | :---: |
| $\mathrm{f}=20 \mathrm{KHz}$ | $\geq 680 \mathrm{nF}$ |
| $\mathrm{f}=50 \mathrm{KHz}$ | $\geq 470 \mathrm{nF}$ |
| $\mathrm{f}=100 \mathrm{KHz}$ | $\geq 330 \mathrm{nF}$ |
| $\mathrm{f}=200 \mathrm{KHz}$ | $\geq 220 \mathrm{nF}$ |
| $\mathrm{f}=500 \mathrm{KHz}$ | $\geq 100 \mathrm{nF}$ |

Figure 6b: P.C. Board (Back side) and Components Layout of the Circuit of Fig. 5. (1:1 scale)


Figure 7: DC Test Circuits


Figure 7A


Figure 7B


Figure 7D


Figure 7C


H91L4978-92

Figure 8: Quiescent Drain Current vs. Supply Voltage ( $0 \%$ duty cycle - see fig. 7A).


Figure 10: Quiescent Drain Current vs. Duty Cycle


Figure 12: Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7)


Figure 9: Quiescent Drain Current vs. Junction
Temperature (0\% duty cycle).


Figure 11: Reference Voltage (pin14) vs. $\mathrm{V}_{\mathrm{i}}$ (see fig. 7)


Figure 13: Reference Voltage (pin15) vs. $\mathrm{V}_{\mathrm{i}}$ (see fig. 7)


Figure 14: Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7)


Figure 16: Switching Frequency vs. Input Voltage (see fig. 5)


Figure 18: Switching Frequency vs. R4 (see fig. 5)


Figure 15: Reference Voltage 5.1V (pin 14)
Supply Voltage Ripple Rejection vs. Frequency


Figure 17: Switching Frequency vs. Junction Temperature (see fig 5)


Figure 19: Max. Duty Cycle vs. Frequency


Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)


Figure 22: Load Transient Response (see fig. 5)

Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature


Figure 21: Line Transient Response (see fig. 5)


Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7


Figure 25: Power Dissipation (device only) vs. Input Voltage


Figure 26: Power Dissipation (device only) vs. Output Voltage


Figure 28: Efficiency vs. Output Current


Figure 30: Efficiency vs. Output Voltage


Figure 27: Heatsink Used to Derive the Device's Power Dissipation

$$
\text { Rth }_{\text {th }} \text { Heatsink }=\frac{T_{\text {case }}-T_{\text {amb }}}{P_{d}}
$$



Figure 29: Efficiency vs. Output Voltage


Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)


Figure 32: Power Dissipation Derating Curve


Figure 33: A5.1V/12V Multiple Supply. Note the Synchronization between the L4970A and the L4974A


Figure 34: 5.1V / 10A Low Cost Application


Figure 35: 10A Switching Regulator, Adjustable from 0 V to 25 V .


Figure 36: L4970A's Sync. Example


MULTIWATT15 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | Inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX, |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.14 | 1.27 | 1.4 | 0.045 | 0.050 | 0.055 |
| G1 | 17.57 | 17.78 | 17.91 | 0.692 | 0.700 | 0.705 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 22.1 |  | 22.6 | 0.870 |  | 0.890 |
| L1 | 22 |  | 22.5 | 0.866 |  | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.2 | 4.3 | 4.6 | 0.165 | 0.169 | 0.181 |
| M1 | 4.5 | 5.08 | 5.3 | 0.177 | 0.200 | 0.209 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
MULTIWATT® is a Registered Trademark of SGS-THOMSON Microelectronics
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## 2A SWITCHING REGULATOR

## - 2A OUTPUT CURRENT

- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90\% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REG.
- INTERNAL CURRENT LIMITING
- PRECISE $5.1 \mathrm{~V} \pm 2 \%$ ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 200KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


## DESCRIPTION

The L4972A is a stepdown monolithic power switching regulator delivering 2A at a voltage variable from 5.1 to 40 V .

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of

MULTIPOWER BCD TECHNOLOGY

the L4972A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a Powerdip $16+2+2$ and SO20 large plastic packages and requires few external components. Efficient operation at switching frequencies up to 200 KHz allows reduction in the size and cost of external filter component.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{11}$ | Input Voltage | 55 | V |
| $\mathrm{V}_{11}$ | Input Operating Voltage | 50 | V |
| $\mathrm{V}_{20}$ | Output DC Voltage <br> Output Peak Voltage at $t=0.1 \mu \mathrm{~s} \quad \mathrm{f}=200 \mathrm{khz}$ | $\begin{array}{r} -1 \\ -5 \\ \hline \end{array}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $\mathrm{l}_{20}$ | Maximum Output Current | Internally Limited |  |
| V | Boostrap Voltage Boostrap Operating Voltage | $\begin{gathered} 65 \\ \mathrm{~V}_{11}+15 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{4}, \mathrm{~V}_{8}$ | Input Voltage at Pins 4, 12 | 12 | V |
| $V_{3}$ | Reset Output Voltage | 50 | V |
| $\mathrm{I}_{3}$ | Reset Output Sink Current | 50 | mA |
| $\mathrm{V}_{2}, \mathrm{~V}_{7}, \mathrm{~V}_{9}, \mathrm{~V}_{10}$ | Input Voltage at Pin 2, 7, 9, 10 | 7 | V |
| $\mathrm{I}_{2}$ | Reset Delay Sink Current | 30 | mA |
| 17 | Error Amplifier Output Sink Current | 1 | A |
| 18 | Soft Start Sink Current | 30 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {PINS }} \leq 90^{\circ} \mathrm{C}$ <br> at $\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}$ (No copper area on PCB) | $\begin{gathered} \hline 5 / 3.75\left(^{*}\right) \\ \left.1.3 / 1 \text { (}^{*}\right) \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{w} \\ & \mathrm{w} \end{aligned}$ |
| $\mathrm{T}_{\mathrm{J},}, \mathrm{T}_{\text {stg }}$ | Junction and Storage Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

(*) SO-20

PIN CONNECTION (top view)


THERMAL DATA

| Symbol | Parameter | Powerdip | SO-20 |  |
| :---: | :--- | :---: | :---: | :---: |
| $R_{\text {th }}$ j-pins | Thermal Resistance Junction-Pins | $\max$ | $12^{\circ} \mathrm{C} / \mathrm{W}$ | $16^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th } j \text {-amb }}$ | Thermal Resistance Junction-ambient | $\max$ | $60^{\circ} \mathrm{C} / \mathrm{W}$ | $80^{\circ} \mathrm{C} / \mathrm{W}$ |

PIN FUNCTIONS

| $\mathbf{N}^{\circ}$ | Name | Function |
| :---: | :--- | :--- |
| 1 | BOOTSTRAP | A Cboot capacitor connected between this terminal and the output allows to drive <br> properly the internal D-MOS transistor. |
| 2 | RESET DELAY | A C C capacitor connected between this terminal and ground determines the reset <br> signal delay time. |
| 3 | RESET OUT | Open Collector Reset/power Fail Signal Output. This output is high when the supply <br> and the output voltages are safe. |
| 4 | RESET INPUT | Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider <br> to the input for power fail function. It must be connected to the pin 14 an external 30K <br> resistor when power fail signal not required. |
| 5,6 | GROUND | Common Ground Terminal |
| 15,16 | FREQUENCY | A series RC network connected between this terminal and ground determines the <br> regulation loop gain characteristics. |
| 7 | COMPENSATION | Soft Start Time Constant. A capacitor is connected between thi sterminal and ground <br> to define the soft start time constant. |
| 9 | FEEDBACK INPUT | The Feedback Terminal of the Regulation Loop. The output is connected directly to <br> this terminal for 5.1V operation; It is connected via a divider for higher voltages. |
| 10 | SYNC INPUT | Multiple L4972A's are synchronized by connecting pin 10 inputs together or via an <br> external syncr. pulse. |
| 11 | SUPPLY VOLTAGE | Unregulated Input Voltage. |
| 12,19 | N.C. | Not Connected. |
| 13 | $V_{\text {ref }}$ | $5.1 V V_{\text {ref Device Reference Voltage. }}$14 $V_{\text {start }}$ Internal Start-up Circuit to Drive the Power Stage. <br> 17 OSCILLATOR Rosc. External resistor connected to ground determines the constant charging current <br> of Cosc. <br> 18 OSCILLATOR Cosc. External capacitor connected to ground determines (with Rosc) the switching <br> frequency. <br> 20 OUTPUT Regulator Output. |

## CIRCUIT OPERATION

The L4972A is a 2A monolithic stepdown switching regulatorworking in continuousmode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.
The device can deliver 2A at an output voltage adjustable from 5.1 V to 40 V and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

## BLOCK DIAGRAM

The block diagram shows the DMOS power transistors and the PWM control loop. Integrated functions include a reference voltage trimmed to 5.1 V $\pm 2 \%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.
Device turn on is around 11 V with a typical 1 V hysterysis, this threshold porvides a correct voltage for the driving stage of the DMOS gate and the hysterysis prevents instabilities.
An external bootstrap capacitor charge to 12 V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5 A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50 ns . Due to the fast commutation switching frequencies up to 200 kHz are possible.
The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the outputvoltage with the precise $5.1 \mathrm{~V} \pm 2 \%$ on chip reference. This error signal is then compared with the sawtooth oscillator in order to generate frixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments.
The gain and stability of the loop can be adjusted by
an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output vol-tage of 5.1 V , higher voltages are obtained by inserting a voltage divider.
At turn on, output overcurrents are preventedby the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor, Css, and allowed to rise linearly under the charge of an internal constant current source.
Output overload protection is provided by a current limit circuit. The load current is sensed by a internal metal resistor connectedto a comparator. When the load current exceeds a preset threshold, the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40 kHz oscillator, will reset the flip flop and the power DMOS will again conduct. This current protection method, ensuresa constant currentoutput when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40 kHz . The Reset and Power fail circuit (fig. 4), generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by a external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5 V , the reset output goes low immediately. The reset output is an open drain.
Fig. 4 A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5 V .
Fig. 4B shows the case when the output is 5.1 V , but the supply voltage is not yet higher than the fixed threshold.
The thermal protection disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has a hysterysis to prevent unstable conditions.

Figure 1 : Feedforward Waveform.


Figure 2 : Soft Start Function.


Figure 3 : Limiting Current Function.


Figure 4 : Reset and Power Fail Functions.
A


B

$\qquad$

ELECTRICAL CHARACTERISTICS (refer to the test circuit, $\mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R}_{4}=30 \mathrm{~K} \Omega$, $\mathrm{C}_{9}=2.7 \mathrm{nF}$, $\mathrm{fsw}=100 \mathrm{KHz}$ typ, unless otherwise specified)

## DYNAMIC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{i}}$ | Input Volt. Range (pin 11) | $\begin{aligned} & V_{0}=V_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \mathrm{I}_{0}=2 \mathrm{~A}\left({ }^{(* *)}\right. \end{aligned}$ | 15 |  | 50 | V | 5 |
| V 。 | Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{I}_{0}=1 \mathrm{~A} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \end{aligned}$ | 5 | 5.1 | 5.2 | V | 5 |
| $\Delta \mathrm{V}_{0}$ | Line Regulation | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{I}_{0}=0.5 \mathrm{~A} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \end{aligned}$ |  | 12 | 30 | mV |  |
| $\Delta \mathrm{V}_{0}$ | Load Regulation | $\mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \mathrm{I}_{0}=0.5 \mathrm{~A}$ to 2 A |  | 7 | 20 | mV |  |
| $V_{d}$ | Dropout Voltage between Pin 11 and 20 | $\mathrm{I}_{0}=2 \mathrm{~A}$ |  | 0.25 | 0.4 | V |  |
| $\mathrm{I}_{20 \mathrm{~L}}$ | Max Limiting Current | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \hline \end{aligned}$ | 2.5 | 2.8 | 3.5 | A |  |
| $\eta$ | Efficiency (*) | $\begin{aligned} & \mathrm{I}_{0}=2 \mathrm{~A}, \mathrm{f}=100 \mathrm{KHz} \\ & \mathrm{~V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{\mathrm{o}}=12 \mathrm{~V} \end{aligned}$ | 75 | $\begin{aligned} & 85 \\ & 90 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |  |
| SVR | Supply Voltage Ripple Rejection | $\begin{aligned} & V_{i}=2 \mathrm{VRMS} ; \mathrm{I}_{\mathrm{o}}=1 \mathrm{~A} \\ & \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \end{aligned}$ | 56 | 60 |  | dB | 5 |
| $f$ | Switching Frequency |  | 90 | 100 | 110 | KHz | 5 |
| $\Delta \mathrm{f} / \Delta \mathrm{Vi}$ | Voltage Stability of Switching Frequency | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 45 V |  | 2 | 6 | \% | 5 |
| $\Delta f / \mathrm{T}_{\mathrm{j}}$ | Temperature Stability of Switching Frequency | $\mathrm{T}_{\mathrm{j}}=0$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | \% | 5 |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Switching Frequency | $\begin{aligned} & V_{0}=V_{\text {ref }} R_{4}=15 \mathrm{~K} \Omega \\ & \mathrm{I}_{0}=2 \mathrm{AC} C_{9}=2.2 \mathrm{nF} \end{aligned}$ | 200 |  |  | KHz | 5 |

(*) Only for DIP version
(**) Pulse testing with a low duty cycle
$V_{\text {ref }}$ SECTION (pin 13)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{13}$ | Reference Voltage |  | 5 | 5.1 | 5.2 | V | 7 |
| $\Delta \mathrm{~V}_{13}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 50 V |  | 10 | 25 | mV | 7 |
| $\Delta \mathrm{~V}_{13}$ | Load Regulation | $\mathrm{I}_{13}=0$ to 1 mA |  | 20 | 40 | mV | 7 |
| $\frac{\Delta \mathrm{~V}_{13}}{\Delta \mathrm{~T}}$ | Average Temperature <br> Coefficient Reference <br> Voltage | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 7 |
| $\mathrm{I}_{13 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{13}=0$ |  | 70 |  | mA | 7 |

## $V_{\text {start }}$ SECTION (pin 15)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{14}$ | Reference Voltage |  | 11.4 | 12 | 12.6 | V | 7 |
| $\Delta \mathrm{~V}_{14}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V |  | 0.6 | 1.4 | V | 7 |
| $\Delta \mathrm{~V}_{14}$ | Load Regulation | $\mathrm{I}_{14}=0$ to 1 mA |  | 50 | 200 | mV | 7 |
| $\mathrm{I}_{14 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{15}=0 \mathrm{~V}$ |  | 80 |  | mA | 7 |

## ELECTRICAL CHARACTERISTICS (continued)

DC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{110 n}$ | Turn-on Threshold |  | 10 | 11 | 12 | V | 7 A |
| $\mathrm{~V}_{11 \text { Hyst }}$ | Turn-off Hysteresys |  |  | 1 |  | V | 7 A |
| $\mathrm{I}_{11 \mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{8}=0 ; \mathrm{S} 1=\mathrm{D}$ |  | 13 | 19 | mA | 7 A |
| $\mathrm{I}_{110 \mathrm{Q}}$ | Operating Supply Current | $\mathrm{V}_{8}=0 ; \mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B}$ |  | 16 | 23 | mA | 7 A |
| $\mathrm{I}_{20 \mathrm{~L}}$ | Out Leak Current | $\mathrm{V}_{\mathrm{i}}=55 \mathrm{~V} ; \mathrm{S} 3=\mathrm{A} ; \mathrm{V}_{8}=0$ |  |  | 2 | mA | 7 A |

SOFT START (pin 8)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{8}$ | Soft Start Source Current | $\mathrm{V}_{8}=3 \mathrm{~V} ; \mathrm{V}_{9}=0 \mathrm{~V}$ | 80 | 115 | 150 | $\mu \mathrm{~A}$ | 7 B |
| $\mathrm{~V}_{8}$ | Output Saturation Voltage | I <br> 8$=20 \mathrm{~mA} ; \mathrm{V}_{11}=10 \mathrm{~V}$ |  |  | 1 | V | 7 B |
|  |  | $\mathrm{I}_{8}=200 \mu \mathrm{~A} ; \mathrm{V}_{11}=10 \mathrm{~V}$ |  |  | 0.7 | V | 7 B |

## ERROR AMPLIFIER

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{7 \mathrm{H}}$ | High Level Out Voltage | $\mathrm{I}_{7}=100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{9}=4.7 \mathrm{~V}$ | 6 |  |  | V | 7 C |
| $\mathrm{V}_{7 \mathrm{~L}}$ | Low Level Out Voltage | $\mathrm{I}=100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{9}=5.3 \mathrm{~V} ;$ |  |  | 1.2 | V | 7 C |
| $\mathrm{I}_{7 \mathrm{H}}$ | Source Output Current | $\mathrm{V}_{7}=1 \mathrm{~V} ; \mathrm{V}_{7}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $-\mathrm{I}_{7 \mathrm{~L}}$ | Sink Output Current | $\mathrm{V}_{7}=6 \mathrm{~V} ; \mathrm{V}_{9}=5.3 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{9}$ | Input Bias Current | $\mathrm{S} 1=\mathrm{B} ; \mathrm{RS}=10 \mathrm{~K} \Omega$ |  | 0.4 | 3 | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{G}_{V}$ | DC Open Loop Gain | $\mathrm{S} 1=\mathrm{A} ; \mathrm{R}_{\mathrm{S}}=10 \Omega$ | 60 |  |  | dB | 7 C |
| SVR | Supply Voltage Rejection | $15<\mathrm{V}_{\mathrm{i}}<50 \mathrm{~V}$ | 60 | 80 |  | dB | 7 C |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=50 \Omega \mathrm{~S} 1=\mathrm{A}$ |  | 2 | 10 | mV | 7 C |

RAMP GENERATOR (pin 18)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{18}$ | Ramp Valley | $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B}$ | 1.2 | 1.5 |  | V | 7 A |
| $\mathrm{~V}_{18}$ | Ramp Peak | $\mathrm{S} 1=\mathrm{B}$ <br> $\mathrm{S} 2=\mathrm{B}$ | $\mathrm{V}=15 \mathrm{~V}$ |  | 2.5 |  | V |
|  |  | $\mathrm{~V}_{\mathrm{i}}=45 \mathrm{~V}$ |  | 5.5 |  | V | 7 A |
| $\mathrm{I}_{18}$ | Min. Ramp Current | $\mathrm{S} 1=\mathrm{A} ; \mathrm{I}_{17}=100 \mu \mathrm{~A}$ |  | 270 | 300 | $\mu \mathrm{~A}$ | 7 A |
| $\mathrm{I}_{18}$ | Max. Ramp Current | $\mathrm{S} 1=\mathrm{A} ; \mathrm{I}_{17}=1 \mathrm{~mA}$ | 2.4 | 2.7 |  | mA | 7 A |

SYNC FUNCTION (pin 10)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{10}$ | Low Input Voltage | $\mathrm{V}, 15 \mathrm{~V}$ to $50 \mathrm{~V} ; \mathrm{V}_{8}=0 ;$ <br> $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | -0.3 |  | 0.9 | V | 7 A |
| $\mathrm{~V}_{10}$ | High Input voltage | $\mathrm{V} 8=0 ;$ <br> $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | 2.5 |  | 5.5 | V | 7 A |
| $\mathrm{I}_{10 \mathrm{~L}}$ | Sync Input Current with Low <br> Input Voltage | $\mathrm{V} 10=\mathrm{V} 18=0.9 \mathrm{~V} ; \mathrm{S} 4=\mathrm{B} ;$ <br> $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 0.4 | mA | 7 A |
| $\mathrm{I}_{10 \mathrm{H}}$ | Input Current with High <br> Input Voltage | $\mathrm{V}_{10}=2.5 \mathrm{~V}$ |  | 1.5 | mA | 7 A |  |
| $\mathrm{~V}_{10}$ | Output Amplitude |  | 4 | 5 |  | V | - |
| $\mathrm{t}_{\mathrm{W}}$ | Output Pulse Width | $\mathrm{V}_{\text {thr }}=2.5 \mathrm{~V}$ | 0.3 | 0.5 | 0.8 | $\mu \mathrm{~s}$ | - |

## ELECTRICAL CHARACTERISTICS (continued)

RESET AND POWER FAIL FUNCTIONS

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{9 R}$ | Rising Thereshold Voltage (pin 9) | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{4}=5.3 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} \mathrm{V}_{\text {ref }} \\ -130 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{V}_{\text {ref }} \\ -100 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V}_{\text {ref }} \\ & -80 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \end{gathered}$ | 7D |
| $\mathrm{V}_{9 \mathrm{~F}}$ | Falling Thereshold Voltage (pin 9) | $\begin{aligned} & \mathrm{Vi}=15 \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{4}=5.3 \mathrm{~V} \end{aligned}$ | 4.77 | $\begin{aligned} & \hline \text { Vref } \\ & -200 \\ & \hline \end{aligned}$ | $\begin{gathered} V_{\text {ref }} \\ -160 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \end{gathered}$ | 7D |
| $\mathrm{V}_{2 \mathrm{H}}$ | Delay High Threshold Volt. | $\begin{aligned} & \mathrm{Vi}=15 \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{4}=5.3 \mathrm{~V} \quad \mathrm{~V}_{9}=\mathrm{V}_{13} \end{aligned}$ | 4.95 | 5.1 | 5.25 | V | 7D |
| $\mathrm{V}_{2 L}$ | Delay Low Threshold Volt. | $\begin{aligned} & \mathrm{Vi}=15 \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{4}=4.7 \mathrm{~V} \quad \mathrm{~V}_{9}=\mathrm{V}_{13} \end{aligned}$ | 1 | 1.1 | 1.2 | V | 7D |
| $\mathrm{I}_{2 \mathrm{SO}}$ | Delay Source Current | $\mathrm{V}_{4}=5.3 \mathrm{~V} ; \quad \mathrm{V}_{2}=3 \mathrm{~V}$ | 30 | 60 | 80 | $\mu \mathrm{A}$ | 7D |
| $\mathrm{I}_{2 \mathrm{SI}}$ | Delay Source Sink Current | $\mathrm{V}_{4}=4.7 \mathrm{~V} ; \mathrm{V}_{2}=3 \mathrm{~V}$ | 10 |  |  | mA | 7D |
| $\mathrm{V}_{3}$ | Output Saturation Voltage | $\mathrm{I}_{3}=15 \mathrm{~mA} ; \mathrm{S} 1=\mathrm{B} \mathrm{V} 4=4.7 \mathrm{~V}$ |  |  | 0.4 | V | 7D |
| $\mathrm{I}_{3}$ | Output Leak Current | $\mathrm{V} 3=50 \mathrm{~V} ; \mathrm{S} 1=\mathrm{A}$ |  |  | 100 | $\mu \mathrm{A}$ | 7D |
| $\mathrm{V}_{4 \mathrm{R}}$ | Rising Threshold Voltage | $\mathrm{V} 9=\mathrm{V}_{13}$ | 4.95 | 5.1 | 5.25 | V | 7D |
| $\mathrm{V}_{4} \mathrm{H}$ | Hysteresis |  | 0.4 | 0.5 | 0.6 | V | 7D |
| $\mathrm{I}_{4}$ | Input Bias Current |  |  | 1 | 3 | $\mu \mathrm{A}$ | 7D |



TYPICAL PERFORMANCES (using evaluation board) :
$\mathrm{n}=83 \%\left(\mathrm{~V}_{\mathrm{i}}=35 \mathrm{~V} ; \mathrm{V}_{\mathrm{o}}=\mathrm{VREF} ; \mathrm{l}_{\mathrm{o}}=2 \mathrm{~A} ; \mathrm{f}_{\mathrm{sw}}=100 \mathrm{KHz}\right)$
$V_{o}$ RIPPLE $=30 \mathrm{mV}$ (at 1A)
Line regulation $=12 \mathrm{mV}\left(\mathrm{V}_{\mathrm{i}}=15\right.$ to 50 V$)$
Load regulation $=7 \mathrm{mV}\left(\mathrm{l}_{0}=0.5\right.$ to 2 A$)$
for component values Refer to the fig. 5 (Part list).

Figure 6a : Component Layout of fig. 5 ( $1: 1 \mathrm{scale}$ ). Evaluation Board Available (only for DIP version)


## PART LIST

$\mathrm{R}_{1}=30 \mathrm{~K} \Omega$
$\mathrm{R}_{2}=10 \mathrm{~K} \Omega$
$\mathrm{R}_{3}=15 \mathrm{~K} \Omega$
$\mathrm{R}_{4}=30 \mathrm{~K} \Omega$
$\mathrm{R}_{5}=22 \Omega$
$\mathrm{R}_{6}=4.7 \mathrm{~K} \Omega$
$\mathrm{R}_{7}=$ see table A
$\mathrm{R}_{8}=\mathrm{OPTION}$
$\mathrm{R}_{9}=4.7 \mathrm{~K} \Omega$

```
\({ }^{*} \mathrm{C}_{1}=\mathrm{C}_{2}=1000 \mu \mathrm{~F} 63 \mathrm{~V}\) EYF (ROE)
    \(\mathrm{C}_{3}=\mathrm{C}_{4}=\mathrm{C}_{5}=\mathrm{C}_{6}=2,2 \mu \mathrm{~F} 50 \mathrm{~V}\)
    \(\mathrm{C}_{7}=390 \mathrm{pF}\) Film
    \(\mathrm{C}_{8}=22 \mathrm{nF}\) MKT 1837 (ERO)
    \(\mathrm{C}_{9}=2.7 \mathrm{nF}\) KP 1830 (ERO)
    \(\mathrm{C}_{10}=0.33 \mu \mathrm{~F}\) Film
    \(\mathrm{C}_{11}=1 \mathrm{nF}\)
\({ }^{* *} \mathrm{C}_{12}=\mathrm{C}_{13}=\mathrm{C}_{14}=100 \mu \mathrm{~F} 40 \mathrm{~V} \operatorname{EKR}\) (ROE)
    \(\mathrm{C}_{15}=1 \mu \mathrm{~F}\) Film
    D1 = SB 560 (OR EQUIVALENT)
    \(\mathrm{L} 1=150 \mu \mathrm{H}\)
    core 58310 MAGNETICS
    45 TURNS 0.91 mm (AWG 19)
    COGEMA 949181
```

* 2 capacitors in parallel to increase input RMS current capability.
*     * 3 capacitors in parallel to reduce total output ESR.

Table A

| $\mathbf{V}_{0}$ | $\mathbf{R}_{9}$ | $\mathbf{R}_{7}$ |
| :---: | :---: | :---: |
| 12 V | $4.7 \mathrm{k} \Omega$ | 6.2 kW |
| 15 V | $4.7 \mathrm{k} \Omega$ | $9.1 \mathrm{k} \Omega$ |
| 18 V | $4.7 \mathrm{k} \Omega$ | $12 \Omega$ |
| 24 V | $4.7 \mathrm{k} \Omega$ | $18 \Omega$ |

Note:
In the Test and Application Circuit for L4972D are not mounted C2, C14 and R8.

Table B
SUGGESTED BOOSTRAP CAPACITORS

| Operating Frequency | Boostrap Cap.c10 |
| :---: | :---: |
| $\mathrm{f}=20 \mathrm{KHz}$ | $\geq 680 \mathrm{nF}$ |
| $\mathrm{f}=50 \mathrm{KHz}$ | $\geq 470 \mathrm{nF}$ |
| $\mathrm{f}=100 \mathrm{KHz}$ | $\geq 330 \mathrm{nF}$ |
| $\mathrm{f}=200 \mathrm{KHz}$ | $\geq 220 \mathrm{nF}$ |
| $\mathrm{f}=500 \mathrm{KHz}$ | $\geq 100 \mathrm{nF}$ |

Figure 6b: P.C. Board and Component Layout of the Circuit of Fig. 5. (1:1 scale)


Figure 7 : DC Test Circuits.


Figure 7A.


Figure 7B.


Figure 7C.


Figure 7D.


Figure 8 : Quiescent Drain Current vs. Supply Voltage ( $0 \%$ duty cycle - see fig. 7A).


Figure 9 : Quiescent Drain Current vs. Junction Temperature (0\% duty cycle).


Figure 10 : Quiescent Drain Current vs. Duty Cycle.


Figure 12 : Reference Voltage (pin 13) vs. Junction Temperature (see fig. 7).


Figure 14 : Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7).


Figure 11 : Reference Voltage (pin 13) vs. Vi (see fig. 7).


Figure 13 : Reference Voltage (pin 14) vs. Vi (see fig. 7).


Figure 15 : Reference Voltage 5.1V (pin 13) Supply Voltage Ripple Rejection vs. Fre-


Figure 16 : Switching Frequency vs. Input Voltage (see fig. 5).


Figure 18 : Switching Frequency vs. R4 (see fig.5).


Figure 20 : Supply Voltage Ripple Rejection vs. Frequency (see fig. 5).


Figure 17 : Switching Frequency vs. Junction Temperature (see fig. 5).


Figure 19 : Maximum Duty Cycle vs. Frequency.


Figure 21 : Efficiency vs. Output Voltage.


Figure 22 : Line Transient Response (see fig. 5).


Figure 24 : Dropout Voltage between Pin 11 and Pin 20 vs. Current at Pin 20.


Figure 26 : Power Dissipation (device only) vs. Input Voltage.


Figure 23 : Load Transient Response (see fig. 5).


Figure 25 : .Dropout Voltage between Pin 11 and Pin 20 vs. Junction Temperature.


Figure 27 : Power Dissipation (device only) vs. Input Voltage.


Figure 28 : Power Dissipation (device only) vs. Output Voltage.


Figure 30 : Power Dissipation (device only) vs. Output Current.


Figure 32 : Efficiency vs. Output Current.


Figure 29 : Power Dissipation (device only) vs. Output Voltage.


Figure 31 : Power Dissipation (device only) vs. Output Current.


Figure 33 : Test PCB Thermal Characteristic.


Figure 34 : Junction to Ambient Thermal Resistance vs. Area on Board Heatsink (DIP 16+2+2)


Figure 36: Maximum Allowable Power Dissipation vs. Ambient Temperature (Powerdip)


Figure 38: Open Loop Frequency and Phase of Error Amplifier (see fig. 7C).


Figure 35: Junction to Ambient Themal Resistance vs. Area on Board Heatsink (SO20)


Figure 37: Maximum Allowable Power Dissipation vs. Ambient Temperature (SO20)


Figure 39 : 2A - 5.1V Low Cost Application Circuit.


Figure 40 : A 5.1V/12V Multiple Supply. Note the Synchronization between the L4972A and L4970A.


Figure 41 : L4972A's Sync. Example.


Figure 42: 1A/24V Multiple Supply. Note the synchronization between the L4972A and L4962


POWERDIP20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.015 |  |
| b1 | 0.38 |  | 0.50 |  | 0.346 | 0.020 |
| D |  |  |  |  |  | 0.900 |
| E |  | 2.54 |  |  |  | 0.976 |
| e |  | 22.86 |  |  |  |  |
| F |  |  |  |  |  |  |
| I |  |  |  |  |  |  |
| L |  |  |  |  |  |  |



SO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | 45 (typ.) |  |  |  |  |  |
| D | 12.6 |  | 13.0 | 0.496 |  | 0.512 |
| E | 10 |  | 10.65 | 0.394 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| F | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| L | 0.5 |  | 1.27 | 0.020 |  | 0.050 |
| M |  |  | 0.75 |  |  | 0.030 |
| S | 8 (max.) |  |  |  |  |  |



Pancroblectpormas

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

### 3.5A SWITCHING REGULATOR

- 3.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90\% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REG.
- INTERNAL CURRENT LIMITING
- PRECISE $5.1 \mathrm{~V} \pm 2 \%$ ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 200 KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


## DESCRIPTION

The L4974A is a stepdown monolithic powerswitching regulator delivering 3.5 A at a voltage variable from 5.1 to 40 V .

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of

## MULTIPOWER BCD TECHNOLOGY


the L4974A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a Powerdip $16+2+2$ plastic package and requires few external components. Efficient operation at switching frequenciesup to 200 KHz allows reduction in the size and cost of external filter component.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{11}$ | Input Voltage | 55 | V |
| $\mathrm{V}_{11}$ | Input Operating Voltage | 50 | V |
| $\mathrm{V}_{20}$ | Output DC Voltage <br> Output Peak Voltage at $t=0.1 \mu \mathrm{~s} \quad \mathrm{f}=200 \mathrm{khz}$ | $\begin{array}{r} -1 \\ -5 \\ \hline \end{array}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $\mathrm{l}_{20}$ | Maximum Output Current | Internally Limited |  |
| V | Boostrap Voltage Boostrap Operating Voltage | $\begin{gathered} 65 \\ \mathrm{~V}_{11}+15 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{4}, \mathrm{~V}_{8}$ | Input Voltage at Pins 4, 12 | 12 | V |
| $V_{3}$ | Reset Output Voltage | 50 | V |
| $\mathrm{I}_{3}$ | Reset Output Sink Current | 50 | mA |
| $\mathrm{V}_{2}, \mathrm{~V}_{7}, \mathrm{~V}_{9}, \mathrm{~V}_{10}$ | Input Voltage at Pin 2, 7, 9, 10 | 7 | V |
| $\mathrm{I}_{2}$ | Reset Delay Sink Current | 30 | mA |
| 17 | Error Amplifier Output Sink Current | 1 | A |
| 18 | Soft Start Sink Current | 30 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {PINS }} \leq 90^{\circ} \mathrm{C}$ <br> at $\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}$ (No copper area on PCB) | $\begin{gathered} 5 \\ 1.3 \end{gathered}$ | $\begin{aligned} & \mathrm{W} \\ & \mathrm{w} \end{aligned}$ |
| $\mathrm{T}_{\mathrm{J},}, \mathrm{T}_{\text {stg }}$ | Junction and Storage Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

PIN CONNECTION (top view)


THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $R_{\text {th } j \text {-pins }}$ | Thermal Resistance Junction-Pins | $\max$ | 12 |
| $R_{\text {th } j \text {-amb }}$ | Thermal Resistance Junction-ambient | $\max$ | 60 |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |

## PIN FUNCTIONS

| $\mathbf{N}^{\circ}$ | Name | Function |
| :---: | :--- | :--- |
| 1 | BOOTSTRAP | A Cboot capacitor connected between this terminal and the output allows to drive <br> properly the internal D-MOS transistor. |
| 2 | RESET DELAY | A C C capacitor connected between this terminal and ground determines the reset <br> signal delay time. |
| 3 | RESET OUT | Open Collector Reset/power Fail Signal Output. This output is high when the supply <br> and the output voltages are safe. |
| 4 | RESET INPUT | Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider <br> to the input for power fail function. It must be connected to the pin 14 an external 30K <br> resistor when power fail signal not required. |
| 5,6 | GROUND | Common Ground Terminal |
| 15,16 | FREQUENCY | A series RC network connected between this terminal and ground determines the <br> regulation loop gain characteristics. |
| 7 | COMPENSATION | Soft Start Time Constant. A capacitor is connected between thi sterminal and ground <br> to define the soft start time constant. |
| 9 | FEEDBACK INPUT | The Feedback Terminal of the Regulation Loop. The output is connected directly to <br> this terminal for 5.1V operation; It is connected via a divider for higher voltages. |
| 10 | SYNC INPUT | Multiple L4974A's are synchronized by connecting pin 10 inputs together or via an <br> external syncr. pulse. |
| 11 | SUPPLY VOLTAGE | Unregulated Input Voltage. |
| 12,19 | N.C. | Not Connected. |
| 13 | $V_{\text {ref }}$ | $5.1 V V_{\text {ref Device Reference Voltage. }}$14 $V_{\text {start }}$ Internal Start-up Circuit to Drive the Power Stage. <br> 17 OSCILLATOR Rosc. External resistor connected to ground determines the constant charging current <br> of Cosc. <br> 18 OSCILLATOR Cosc. External capacitor connected to ground determines (with Rosc) the switching <br> frequency. <br> 20 OUTPUT Regulator Output. |

## CIRCUIT OPERATION

The L4974A is a 3.5 A monolithic stepdown switching regulatorworking in continuous mode realized in the new BCD Technology. This technologyallows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.
The device can deliver 3.5A at an output voltage adjustable from 5.1 V to 40 V and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

## BLOCK DIAGRAM

The block diagram shows the DMOS power transistors and the PWM control loop. Integrated functions include a reference voltage trimmed to 5.1 V $\pm 2 \%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.
Device turn on is around 11 V with a typical 1 V hysterysis, this threshold porvides a correct voltage for the driving stage of the DMOS gate and the hysterysis prevents instabilities.
An external bootstrap capacitor charge to 12 V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5 A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50 ns . Due to the fast commutation switching frequencies up to 200 kHz are possible.
The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1 \mathrm{~V} \pm 2 \%$ on chip reference. This error signal is then compared with the sawtooth oscillator in order to generate frixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments.
The gain and stability of the loop can be adjusted by
an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output vol-tage of 5.1 V , higher voltages are obtained by inserting a voltage divider.

At turn on, output overcurrents are preventedby the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor, Css, and allowed to rise linearly under the charge of an internal constant current source.
Output overload protection is provided by a current limit circuit. The load current is sensed by a internal metal resistor connectedto a comparator. When the load current exceeds a preset threshold, the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40 kHz oscillator, will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures a constant currentoutput when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40 kHz . The Reset and Power fail circuit (fig. 4), generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by a external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5 V , the reset output goes low immediately. The reset output is an open drain.
Fig. 4 A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5 V .
Fig. 4B shows the case when the output is 5.1 V , but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has a hysterysis to prevent unstable conditions.

Figure 1 : Feedforward Waveform.


Figure 2 : Soft Start Function.


Figure 3 : Limiting Current Function.


Figure 4 : Reset and Power Fail Functions.
A


B

$\qquad$

ELECTRICAL CHARACTERISTICS (refer to the test circuit, $\mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R}_{4}=30 \mathrm{~K} \Omega$, $\mathrm{C}_{9}=2.7 \mathrm{nF}$, $\mathrm{fsw}=100 \mathrm{KHz}$ typ, unless otherwise specified)

## DYNAMIC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{i}}$ | Input Volt. Range (pin 11) | $\begin{aligned} & V_{0}=V_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \mathrm{I}_{0}=3.5 \mathrm{~A}\left({ }^{*}\right) \end{aligned}$ | 15 |  | 50 | V | 5 |
| V 。 | Output Voltage | $\begin{aligned} & V_{i}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{I}_{0}=2 \mathrm{~A} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \end{aligned}$ | 5 | 5.1 | 5.2 | V | 5 |
| $\Delta \mathrm{V}$ 。 | Line Regulation | $\begin{aligned} & V_{I}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{I}_{0}=1 \mathrm{~A} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \end{aligned}$ |  | 12 | 30 | mV |  |
| $\Delta V_{0}$ | Load Regulation | $\begin{aligned} & \mathrm{Vo}=\mathrm{V}_{\text {ref }} \mathrm{I}_{0}=1 \mathrm{~A} \text { to } 3.5 \mathrm{~A} \\ & \mathrm{I}_{0}=2 \mathrm{~A} \text { to } 3 \mathrm{~A} \end{aligned}$ |  | 8 | 25 | mV |  |
|  |  |  |  | 4 | 10 | mV |  |
| $V_{d}$ | Dropout Voltage between Pin 11 and 20 | $\begin{aligned} & \mathrm{l}_{0}=2 \mathrm{~A} \\ & \mathrm{l}_{0}=3.5 \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 0.25 \\ & 0.45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.7 \\ & \hline \end{aligned}$ | V |  |
| $\mathrm{I}_{20 \mathrm{~L}}$ | Max Limiting Current | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \hline \end{aligned}$ | 4 | 4.75 | 5.5 | A |  |
| $\eta$ | Efficiency | $\begin{aligned} & \mathrm{I}_{0}=3.5 \mathrm{~A}, \mathrm{f}=100 \mathrm{KHz} \\ & \mathrm{~V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{0}=12 \mathrm{~V} \end{aligned}$ | 80 | $\begin{aligned} & 85 \\ & 90 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |  |
| SVR | Supply Voltage Ripple Rejection | $\begin{aligned} & V_{i}=2 \mathrm{VRMS} ; \mathrm{l}_{\mathrm{o}}=5 \mathrm{~A} \\ & \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \end{aligned}$ | 56 | 60 |  | dB | 5 |
| $f$ | Switching Frequency |  | 90 | 100 | 110 | KHz | 5 |
| $\Delta \mathrm{f} / \Delta \mathrm{Vi}$ | Voltage Stability o Switching Frequency | $V_{i}=15 \mathrm{~V}$ to 45 V |  | 2 | 6 | \% | 5 |
| $\Delta f / \mathrm{T}_{\mathrm{j}}$ | Temperature Stability of Switching Frequency | $\mathrm{T}_{\mathrm{j}}=0$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | \% | 5 |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Switching Frequency | $\begin{aligned} & V_{0}=V_{\text {ref }} R_{4}=15 \mathrm{~K} \Omega \\ & \mathrm{I}_{0}=3.5 A C_{9}=2.2 \mathrm{nF} \end{aligned}$ | 200 |  |  | KHz | 5 |

(*) Pulse testing with a low duty cycle
$V_{\text {ref }}$ SECTION (pin 13)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{13}$ | Reference Voltage |  | 5 | 5.1 | 5.2 | V | 7 |
| $\Delta \mathrm{~V}_{13}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 50 V |  | 10 | 25 | mV | 7 |
| $\Delta \mathrm{~V}_{13}$ | Load Regulation | $\mathrm{I}_{13}=0$ to 1 mA |  | 20 | 40 | mV | 7 |
| $\frac{\Delta \mathrm{~V}_{13}}{\Delta \mathrm{~T}}$ | Average <br> Coefficient Temperature <br> Voltage | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 7 |
| $\mathrm{I}_{13 \text { short }}$ | Short Circuit Current Limit |  | $\mathrm{V}_{13}=0$ |  | 70 |  | mA |

## $V_{\text {start }}$ SECTION (pin 15)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{14}$ | Reference Voltage |  | 11.4 | 12 | 12.6 | V | 7 |
| $\Delta \mathrm{~V}_{14}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V |  | 0.6 | 1.4 | V | 7 |
| $\Delta \mathrm{~V}_{14}$ | Load Regulation | $\mathrm{I}_{14}=0$ to 1 mA |  | 50 | 200 | mV | 7 |
| $\mathrm{I}_{14 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{15}=0 \mathrm{~V}$ |  | 80 |  | mA | 7 |

## ELECTRICAL CHARACTERISTICS (continued)

DC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{110 n}$ | Turn-on Threshold |  | 10 | 11 | 12 | V | 7 A |
| $\mathrm{~V}_{11 \text { Hyst }}$ | Turn-off Hysteresys |  |  | 1 |  | V | 7 A |
| $\mathrm{I}_{11 \mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{8}=0 ; \mathrm{S} 1=\mathrm{D}$ |  | 13 | 19 | mA | 7 A |
| $\mathrm{I}_{110 \mathrm{Q}}$ | Operating Supply Current | $\mathrm{V}_{8}=0 ; \mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B}$ |  | 16 | 23 | mA | 7 A |
| $\mathrm{I}_{20 \mathrm{~L}}$ | Out Leak Current | $\mathrm{V}_{\mathrm{i}}=55 \mathrm{~V} ; \mathrm{S} 3=\mathrm{A} ; \mathrm{V}_{8}=0$ |  |  | 2 | mA | 7 A |

SOFT START (pin 8)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{8}$ | Soft Start Source Current | $\mathrm{V}_{8}=3 \mathrm{~V} ; \mathrm{V}_{9}=0 \mathrm{~V}$ | 80 | 115 | 150 | $\mu \mathrm{~A}$ | 7 B |
| $\mathrm{~V}_{8}$ | Output Saturation Voltage | I <br> 8$=20 \mathrm{~mA} ; \mathrm{V}_{11}=10 \mathrm{~V}$ |  |  | 1 | V | 7 B |
|  |  | $\mathrm{I}_{8}=200 \mu \mathrm{~A} ; \mathrm{V}_{11}=10 \mathrm{~V}$ |  |  | 0.7 | V | 7 B |

## ERROR AMPLIFIER

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{7 \mathrm{H}}$ | High Level Out Voltage | $\mathrm{I}_{7}=-100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{9}=4.7 \mathrm{~V}$ | 6 |  |  | V | 7 C |
| $\mathrm{V}_{7 \mathrm{~L}}$ | Low Level Out Voltage | $\mathrm{I}=100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{9}=5.3 \mathrm{~V} ;$ |  |  | 1.2 | V | 7 C |
| $\mathrm{I}_{7 \mathrm{H}}$ | Source Output Current | $\mathrm{V}_{7}=1 \mathrm{~V} ; \mathrm{V}_{7}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $-\mathrm{I}_{7 \mathrm{~L}}$ | Sink Output Current | $\mathrm{V}_{7}=6 \mathrm{~V} ; \mathrm{V}_{9}=5.3 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{9}$ | Input Bias Current | $\mathrm{S} 1=\mathrm{B} ; \mathrm{RS}=10 \mathrm{~K} \Omega$ |  | 0.4 | 3 | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{G}_{V}$ | DC Open Loop Gain | $\mathrm{S} 1=\mathrm{A} ; \mathrm{R}_{\mathrm{S}}=10 \Omega$ | 60 |  |  | dB | 7 C |
| SVR | Supply Voltage Rejection | $15<\mathrm{V}_{\mathrm{i}}<50 \mathrm{~V}$ | 60 | 80 |  | dB | 7 C |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=50 \Omega \mathrm{~S} 1=\mathrm{A}$ |  | 2 | 10 | mV | 7 C |

RAMP GENERATOR (pin 18)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{18}$ | Ramp Valley | $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B}$ | 1.2 | 1.5 |  | V | 7 A |
| $\mathrm{~V}_{18}$ | Ramp Peak | $\mathrm{S} 1=\mathrm{B}$ <br> $\mathrm{S} 2=\mathrm{B}$ | $\mathrm{V} \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ |  | 2.5 |  | V |

SYNC FUNCTION (pin 10)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{10}$ | Low Input Voltage | $\mathrm{V}=15 \mathrm{~V}$ to $50 \mathrm{~V} ; \mathrm{V}_{8}=0 ;$ <br> $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | -0.3 |  | 0.9 | V | 7 A |
| $\mathrm{~V}_{10}$ | High Input Voltage | $\mathrm{V} 8=0 ;$ <br> $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | 2.5 |  | 5.5 | V | 7 A |
| $+\mathrm{I}_{10 \mathrm{~L}}$ | Sync Input Current with Low <br> Input Voltage | $\mathrm{V} 10=\mathrm{V} 18=0.9 \mathrm{~V} ; \mathrm{S} 4=\mathrm{B} ;$ <br> $\mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 0.4 | mA | 7 A |
| $\mathrm{I}_{10 \mathrm{H}}$ | Input Current with High <br> Input Voltage | $\mathrm{V}_{10}=2.5 \mathrm{~V}$ |  |  | 1.5 | mA | 7 A |
| $\mathrm{~V}_{10}$ | Output Amplitude |  | 4 | 5 |  | V | - |
| $\mathrm{t}_{\mathrm{w}}$ | Output Pulse Width | $\mathrm{V}_{\mathrm{thr}}=2.5 \mathrm{~V}$ | 0.3 | 0.5 | 0.8 | $\mu \mathrm{~s}$ | - |

ELECTRICAL CHARACTERISTICS (continued)
RESET AND POWER FAIL FUNCTIONS

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{9 R}$ | Rising Thereshold Voltage <br> (pin 9) | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V <br> $\mathrm{~V}_{4}=5.3 \mathrm{~V}$ | $\mathrm{V}_{\text {ref }}$ <br> -130 | $\mathrm{V}_{\text {ref }}$ <br> -100 | $\mathrm{V}_{\text {ref }}$ <br> -80 | V <br> mV | 7 D |
| $\mathrm{V}_{9 \mathrm{~F}}$ | Falling Thereshold Voltage <br> (pin 9) | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{4}=5.3 \mathrm{~V}$ | 4.77 | Vref <br> -200 | $\mathrm{V}_{\text {ref }}$ <br> -160 | V <br> mV | 7 D |
| $\mathrm{V}_{2 \mathrm{H}}$ | Delay High Threshold Volt. | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{4}=5.3 \mathrm{~V} \quad \mathrm{~V}_{9}=\mathrm{V}_{13}$ | 4.95 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{2 \mathrm{~L}}$ | Delay Low Threshold Volt. | $\mathrm{Vi}=15 \mathrm{to} 50 \mathrm{~V}$ <br> $\mathrm{~V}_{4}=4.7 \mathrm{~V} \quad \mathrm{~V}_{9}=\mathrm{V}_{13}$ | 1 | 1.1 | 1.2 | V | 7 D |
| $\mathrm{I}_{2 S O}$ | Delay Source Current | $\mathrm{V}_{4}=5.3 \mathrm{~V} ; \mathrm{V}_{2}=3 \mathrm{~V}$ | 30 | 60 | 80 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{I}_{2 \mathrm{SI}}$ | Delay Source Sink Current | $\mathrm{V}_{4}=4.7 \mathrm{~V} ; \mathrm{V}_{2}=3 \mathrm{~V}$ | 10 |  |  | mA | 7 D |
| $\mathrm{V}_{3 \mathrm{~S}}$ | Output Saturation Voltage | $\mathrm{I}_{3}=15 \mathrm{~mA} ; \mathrm{S} 1=\mathrm{B} \mathrm{V}_{4}=4.7 \mathrm{~V}$ |  |  | 0.4 | V | 7 D |
| $\mathrm{I}_{3}$ | Output Leak Current | $\mathrm{V} 3=50 \mathrm{~V} ; \mathrm{S} 1=\mathrm{A}$ |  |  | 100 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{V}_{4 \mathrm{R}}$ | Rising Threshold Voltage | $\mathrm{V} 9=\mathrm{V} 13$ | 4.955 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{4 \mathrm{H}}$ | Hysteresis |  | 0.4 | 0.5 | 0.6 | V | 7 D |
| $\mathrm{I}_{4}$ | Input Bias Current |  |  | 1 | 3 | $\mu \mathrm{~A}$ | 7 D |

Figure 5 : Test and Evaluation Board Circuit.


TYPICAL PERFORMANCES (using evaluation board) :
$\mathrm{n}=83 \%\left(\mathrm{~V}_{\mathrm{i}}=35 \mathrm{~V} ; \mathrm{V}_{\mathrm{o}}=\mathrm{VREF} ; \mathrm{l}_{\mathrm{o}}=3.5 \mathrm{~A} ; \mathrm{f}_{\mathrm{sw}}=100 \mathrm{KHz}\right)$
$V_{o}$ RIPPLE $=30 \mathrm{mV}$ (at 1A)
Line regulation $=12 \mathrm{mV}\left(\mathrm{V}_{\mathrm{i}}=15\right.$ to 50 V$)$
Load regulation $=8 \mathrm{mV}$ ( $\mathrm{l}_{0}=1$ to 3.5 A$)$
for component values Refer to the fig. 5 (Part list).

Figure 6a : Component Layout of fig. 5 (1: 1 scale). Evaluation Board Available


## PART LIST

$R_{1}=30 \mathrm{~K} \Omega$
$\mathrm{R}_{2}=10 \mathrm{~K} \Omega$
$\mathrm{R}_{3}=15 \mathrm{~K} \Omega$
$R_{4}=30 \mathrm{~K} \Omega$
$\mathrm{R}_{5}=22 \Omega$
$\mathrm{R}_{6}=4.7 \mathrm{~K} \Omega$
$\mathrm{R}_{7}=$ see table A
$\mathrm{R}_{8}=\mathrm{OPTION}$
$\mathrm{R}_{9}=4.7 \mathrm{~K} \Omega$
${ }^{*} \mathrm{C}_{1}=\mathrm{C}_{2}=1000 \mu \mathrm{~F} 63 \mathrm{~V}$ EYF (ROE)
$\mathrm{C}_{3}=\mathrm{C}_{4}=\mathrm{C}_{5}=\mathrm{C}_{6}=2,2 \mu \mathrm{~F} 50 \mathrm{~V}$
$\mathrm{C}_{7}=390 \mathrm{pF}$ Film
$\mathrm{C}_{8}=22 \mathrm{nF}$ MKT 1837 (ERO)
$\mathrm{C}_{9}=2.7 \mathrm{nF}$ KP 1830 (ERO)
$\mathrm{C}_{10}=0.33 \mu \mathrm{~F}$ Film
$\mathrm{C}_{11}=1 \mathrm{nF}$
${ }^{* *} \mathrm{C}_{12}=\mathrm{C}_{13}=\mathrm{C}_{14}=100 \mu \mathrm{~F} 40 \mathrm{~V} \operatorname{EKR}$ (ROE)
$\mathrm{C}_{15}=1 \mu \mathrm{~F}$ Film
D1 = SB 560 (OR EQUIVALENT)
$\mathrm{L} 1=150 \mu \mathrm{H}$
core 58310 MAGNETICS
45 TURNS 0.91mm (AWG 19)
COGEMA 949181

* 2 capacitors in parallel to increase input RMS current capability.
*     * 3 capacitors in parallel to reduce total output ESR

Table A

| $\mathbf{V}_{0}$ | $\mathbf{R}_{9}$ | $\mathbf{R}_{7}$ |
| :---: | :---: | :---: |
| 12 V | $4.7 \mathrm{k} \Omega$ | 6.2 kW |
| 15 V | $4.7 \mathrm{k} \Omega$ | $9.1 \mathrm{k} \Omega$ |
| 18 V | $4.7 \mathrm{k} \Omega$ | $12 \Omega$ |
| 24 V | $4.7 \mathrm{k} \Omega$ | $18 \Omega$ |

Table B
SUGGESTED BOOSTRAP CAPACITORS

| Operating Frequency | Boostrap Cap.c10 |
| :---: | :---: |
| $\mathrm{f}=20 \mathrm{KHz}$ | $\geq 680 \mathrm{nF}$ |
| $\mathrm{f}=50 \mathrm{KHz}$ | $\geq 470 \mathrm{nF}$ |
| $\mathrm{f}=100 \mathrm{KHz}$ | $\geq 330 \mathrm{nF}$ |
| $\mathrm{f}=200 \mathrm{KHz}$ | $\geq 220 \mathrm{nF}$ |
| $\mathrm{f}=500 \mathrm{KHz}$ | $\geq 100 \mathrm{nF}$ |

Figure 6b: P.C. Board and Component Layout of the Circuit of Fig. 5. (1:1 scale)


Figure 7 : DC Test Circuits.


Figure 7A.


Figure 7B.


Figure 7C.


Figure 7D.


Figure 8 : Quiescent Drain Current vs. Supply Voltage ( $0 \%$ duty cycle - see fig. 7A).


Figure 9 : Quiescent Drain Current vs. Junction Temperature (0\% duty cycle).


Figure 10 : Quiescent Drain Current vs. Duty Cycle.


Figure 12 : Reference Voltage (pin 13) vs. Junction Temperature (see fig. 7).


Figure 14 : Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7).


Figure 11 : Reference Voltage (pin 13) vs. Vi (see fig. 7).


Figure 13 : Reference Voltage (pin 14) vs. Vi (see fig. 7).


Figure 15 : Reference Voltage 5.1V (pin 13) Supply Voltage Ripple Rejection vs. Fre-


Figure 16 : Switching Frequency vs. Input Voltage (see fig. 5).


Figure 18 : Switching Frequency vs. R4 (see fig.5).


Figure 20 : Supply Voltage Ripple Rejection vs. Frequency (see fig. 5).


Figure 17 : Switching Frequency vs. Junction Temperature (see fig. 5).


Figure 19 : Maximum Duty Cycle vs. Frequency.


Figure 21 : Efficiency vs. Output Voltage.


Figure 22 : Line Transient Response (see fig. 5).


Figure 24 : Dropout Voltage between Pin 11 and Pin 20 vs. Current at Pin 20.


Figure 26 : Power Dissipation (device only) vs. Input Voltage.


Figure 23 : Load Transient Response (see fig. 5).


Figure 25 : . Dropout Voltage between Pin 11 and Pin 20 vs. Junction Temperature.


Figure 27 : Power Dissipation (device only) vs. Input Voltage.


Figure 28 : Power Dissipation (device only) vs. Output Voltage.


Figure 30 : Power Dissipation (device only) vs. Output Current.


Figure 32 : Efficiency vs. Output Current.


Figure 29 : Power Dissipation (device only) vs. Output Voltage.


Figure 31 : Power Dissipation (device only) vs. Output Current.


Figure 33 : Test PCB Thermal Characteristic.


Figure 34 : Junction to Ambient Thermal Resistance vs. Area on Board Heatsink (DIP 16+2+2)


Figure 36: Open Loop Frequency and Phase of Error Amplifier (see fig. 7C).


Figure 35: Maximum Allowable Power Dissipation vs. Ambient Temperature (Powerdip)


Figure 37 : 3.5A-5.1V Low Cost Application Circuit.


Figure 38 : A 5.1V/12V Multiple Supply. Note the Synchronization between the L4974A and L4970A.

 L2-306UH CDRE 77935-A7 MAGNETICS KODL MU 56 TURMS dimm imm (ANG 19)

Figure 39 : L4974A's Sync. Example.


Figure 40: 1A/24V Multiple Supply. Note the synchronization between the L4974A and L4962


POWERDIP20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  | 24.80 |  | 0.346 | 0.976 |  |
| E |  | 2.54 |  |  | 0.900 |  |
| e |  |  |  |  |  |  |
| e3 |  |  |  |  |  |  |
| F |  |  |  |  |  |  |
| I |  |  |  |  |  |  |
| Z |  |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

## © 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## 5A SWITCHING REGULATOR

## - 5A OUTPUT CURRENT

- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90\% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULATION
- INTERNAL CURRENT LIMITING
- PRECISE $5.1 \mathrm{~V} \pm 2 \%$ ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


## DESCRIPTION

The L4975A is a stepdown monolithic power switching regulator delivering 5A at a voltage variable from 5.1 to 40 V .

MULTIPOWER BCD TECHNOLOGY


Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4975A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15 -lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500 KHz allows reduction in the size and cost of external filter components.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{9}$ | Input Voltage | 55 | V |
| $\mathrm{~V}_{9}$ | Input Operating Voltage | 50 | V |
| $\mathrm{~V}_{7}$ | Output DC Voltage <br> Output Peak Voltage at $\mathrm{t}=0.1 \mu \mathrm{~s} \mathrm{f}=200 \mathrm{KHz}$ | -1 |  |
| $\mathrm{I}_{7}$ | Maximum Output Current | -7 | V |
| $\mathrm{~V}_{6}$ | Bootstrap Voltage <br> Bootstrap Operating Voltage | Internally Limited |  |
| $\mathrm{V}_{3}, \mathrm{~V}_{12}$ | Input Voltage at Pins 3,12 | 65 | V |
| $\mathrm{~V}_{4}$ | Reset Output Voltage | $\mathrm{V}_{9}+15$ | 12 |
| $\mathrm{I}_{4}$ | Reset Output Sink Current | 50 | V |
| $\mathrm{~V}_{5}, \mathrm{~V}_{10}, \mathrm{~V}_{11}, \mathrm{~V}_{13}$ | Input Voltage at Pin $5,10,11,13$ | 50 | V |
| $\mathrm{I}_{5}$ | Reset Delay Sink Current | 7 | mA |
| $\mathrm{I}_{10}$ | Error Amplifier Output Sink Current | 30 | V |
| $\mathrm{I}_{12}$ | Soft Start Sink Current | mA |  |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {case }}<120^{\circ} \mathrm{C}$ | 30 | A |
| $\mathrm{~T}_{\mathrm{j}}, \mathrm{T}_{\text {stg }}$ | Junction and Storage Temperature | 30 | mA |

PIN CONNECTION (Top view)
(P)

## THERMAL DATA

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :--- | :---: | :---: |
| $R_{\text {th }} \mathrm{j}$-case | Thermal Resistance Junction-case | $\max$ | 1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-amb | Thermal Resistance Junction-ambient | $\max$ | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

PIN FUNCTIONS

| $\mathrm{N}^{\circ}$ | Name | Function |
| :---: | :---: | :---: |
| 1 | OSCILLATOR | $\mathrm{R}_{\text {osc. }}$. External resistor connected to ground determines the constant charging current of Cosc. |
| 2 | OSCILLATOR | Cosc. External capacitor connected to ground determines (with $\mathrm{R}_{\text {osc }}$ ) the switching frequency. |
| 3 | RESET INPUT | Input of Power Fail Circuit. The threshold is 5.1 V . It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \mathrm{~K} \Omega$ resistor when power fail signal not required. |
| 4 | RESET OUT | Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe. |
| 5 | RESET DELAY | A C ${ }_{d}$ capacitor connected between this terminal and ground determines the reset signal delay time. |
| 6 | BOOTSTRAP | A $\mathrm{C}_{\text {boot }}$ capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor. |
| 7 | OUTPUT | Regulator Output. |
| 8 | GROUND | Common Ground Terminal |
| 9 | SUPPLY VOLTAGE | Unregulated Input Voltage. |
| 10 | FREQUENCY COMPENSATION | A series RC network connected between this terminal and ground determines the regulation loop gain characteristics. |
| 11 | FEEDBACK INPUT | The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation; It is connected via a divider for higher voltages. |
| 12 | SOFT START | Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant. |
| 13 | SYNC INPUT | Multiple L4975A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse. |
| 14 | $\mathrm{V}_{\text {ref }}$ | 5.1V V ${ }_{\text {ref }}$ Device Reference Voltage. |
| 15 | $\mathrm{V}_{\text {start }}$ | Internal Start-up Circuit to Drive the Power Stage. |

## CIRCUIT OPERATION (refer to the block dia-

 gram)The L4975A is a 5A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.
The device can deliver 5A at an output voltage adjustable from 5.1 V to 40 V , and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

## BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to 5.1 V $\pm 2 \%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.
An external bootstrap capacitor charged to 12 V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5 A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50 ns . Due to the fast commutation switching frequencies up to 500 kHz are possible.
The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1 \mathrm{~V} \pm$ $2 \%$ on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and

Figure 1: Feedforward Waveform


Figure 2: Soft Start Function


Figure 3: Limiting Current Function

stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1 V , higher voltages are obtained by inserting a voltage divider.
At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.
Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40 kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures
a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40 kHz .
The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5 V the reset output goes low immediately. The reset output is an open collector-drain.
Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5 V .
Fig 4B shows the case when the output is 5.1 V but the supply voltage is not yet higher than the fixed threshold.
The thermal protection disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has an hysterysis to prevent unstable conditions.

Figure 4: Reset and Power Fail Functions.


ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R}_{4}=16 \mathrm{~K} \Omega$,
$\mathrm{C}_{9}=2.2 \mathrm{nF}$, fsw $=200 \mathrm{KHz}$ typ, unless otherwise specified)
DYNAMIC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{i}$ | input Voltage Range (pin 9) | $\begin{aligned} & V_{0}=V_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \mathrm{I}_{0}=5 \mathrm{~A} \end{aligned}$ | 15 |  | 50 | V | 5 |
| V | Output Votage | $\begin{aligned} & V_{i}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{o}}=3 \mathrm{~A} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {re }} f \end{aligned}$ | 5 | 5.1 | 5.2 | V | 5 |
| $\Delta \mathrm{V}$ | Line Regulation | $\begin{aligned} & V_{i}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & I_{0}=2 A ; V_{0}=V_{\text {re }} f \end{aligned}$ |  | 12 | 30 | mV | 5 |
| $\Delta \mathrm{V}$ 。 | Load Regulation | $\begin{aligned} & V_{0}=V_{\text {ref }} \\ & I_{0}=2 A \text { to } 4 \mathrm{~A} \\ & \mathrm{I}_{0}=1 \mathrm{~A} \text { to } 5 \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ | 5 |
| $V_{d}$ | Dropout Voltage Between Pin 9 and 7 | $\begin{aligned} & \mathrm{I}_{0}=3 \mathrm{~A} \\ & \mathrm{I}_{0}=5 \mathrm{~A} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 0.4 \\ 0.55 \\ \hline \end{gathered}$ | $\begin{aligned} & 0.6 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 5 |
| 17 L | Max. Limiting Current | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \text { to } 40 \mathrm{~V} \end{aligned}$ | 5.5 | 6.5 | 7.5 | A | 5 |
| $\eta$ | Efficiency | $\begin{aligned} & \mathrm{I}_{0}=3 \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{0}=12 \mathrm{~V} \\ & \hline \end{aligned}$ | 70 | $\begin{aligned} & 75 \\ & 80 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ | 5 |
|  |  | $\begin{aligned} & \mathrm{I}_{0}=5 \mathrm{~A} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{0}=12 \mathrm{~V} \\ & \hline \end{aligned}$ | 80 | $\begin{aligned} & 85 \\ & 92 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ | 5 |
| SVR | Supply Voltage Ripple Reject. | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=2 \mathrm{VRMS} ; \mathrm{I}_{0}=3 \mathrm{~A} \\ & \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \\ & \hline \end{aligned}$ | 56 | 60 |  | dB | 5 |
| f | Switching Frequency |  | 180 | 200 | 220 | KHz | 5 |
| $\frac{\Delta \mathrm{f}}{\Delta \mathrm{~V}_{\mathrm{i}}}$ | Voltage Stability of Swiching Frequency | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 45V |  | 2 | 6 | \% | 5 |
| $\frac{\Delta f}{T_{j}}$ | Temperature Stability of Swiching Frequency | $\mathrm{T}_{\mathrm{j}}=0$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | \% | 5 |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Switching Frequency | $\begin{aligned} & V_{0}=V_{\text {reff }} ; R_{4}=10 K \Omega \\ & I_{0}=5 A ; C_{9}=1 \mathrm{nF} \end{aligned}$ | 500 |  |  | KHz | 5 |

$V_{\text {ref }}$ SECTION (pin 14)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{14}$ | Reference Voltage |  | 5 | 5.1 | 5.2 | V | 7 |
| $\Delta \mathrm{~V}_{14}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 50 V |  | 10 | 25 | mV | 7 |
| $\Delta \mathrm{~V}_{14}$ | Load Regulation | $\mathrm{I}_{14}=0$ to 1 mA |  | 20 | 40 | mV | 7 |
| $\frac{\Delta \mathrm{~V}_{14}}{\Delta \mathrm{~T}}$ | Average Temperature <br> Coefficient Reference <br> Voltage | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 7 |
| $\mathrm{I}_{14 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{14}=0$ |  | 70 |  | mA | 7 |

## Vstart SECTION (pin 15)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{15}$ | Reference Voltage |  | 11.4 | 12 | 12.6 | V | 7 |
| $\Delta \mathrm{~V}_{15}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V |  | 0.6 | 1.4 | V | 7 |
| $\Delta \mathrm{~V}_{15}$ | Load Regulation | $\mathrm{I}_{15}=0$ to 1 mA |  | 50 | 200 | mV | 7 |
| $\mathrm{I}_{15 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{15}=0 \mathrm{~V}$ |  | 80 |  | mA | 7 |

ELECTRICAL CHARACTERISTICS (continued)

## DC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{90 n}$ | Turn-on Threshold |  | 10 | 11 | 12 | V | 7 A |
| $\mathrm{~V}_{9} \mathrm{Hyst}$ | Turn-off Hysteresys |  |  | 1 |  | V | 7 A |
| $\mathrm{I}_{9 \mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{12}=0 ; \mathrm{S} 1=\mathrm{D}$ |  | 13 | 19 | mA | 7 A |
| $\mathrm{I}_{90 \mathrm{Q}}$ | Operating Supply Current | $\mathrm{V}_{12}=0 ; \mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  | 16 | 23 | mA | 7 A |
| $\mathrm{I}_{7 \mathrm{~L}}$ | Out Leak Current | $\mathrm{V}_{\mathrm{i}}=55 \mathrm{~V} ; \mathrm{S} 3=\mathrm{A} ; \mathrm{V}_{12}=0$ |  |  | 2 | mA | 7 A |

SOFT START

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{12}$ | Soft Start Source Current | $\mathrm{V}_{12}=3 \mathrm{~V} ; \mathrm{V}_{11}=0 \mathrm{~V}$ | 70 | 100 | 130 | $\mu \mathrm{~A}$ | 7 B |
| $\mathrm{~V}_{12}$ | Output Saturation Voltage | $\mathrm{I}_{12}=20 \mathrm{~mA} ; \mathrm{V}_{9}=10 \mathrm{~V}$ |  |  | 1 | V | 7 B |
|  |  | $I_{12}=200 \mu \mathrm{~A} ; \mathrm{V}_{9}=10 \mathrm{~V}$ |  |  | 0.7 | V | 7 B |

## ERROR AMPLIFIER

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{10 \mathrm{H}}$ | High Level Out Voltage | $\mathrm{I}_{10}=-100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{11}=4.7 \mathrm{~V}$ | 6 |  |  | V | 7 C |
| $\mathrm{V}_{10 \mathrm{~L}}$ | Low Level Out Voltage | $\mathrm{I}_{10}=+100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{11}=5.3 \mathrm{~V} ;$ |  |  | 1.2 | V | 7 C |
| $\mathrm{I}_{10 \mathrm{H}}$ | Source Output Current | $\mathrm{V}_{10}=1 \mathrm{~V} ; \mathrm{S} 1=\mathrm{E}$ <br> $\mathrm{V}_{11}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{10 \mathrm{~L}}$ | Sink Output Current | $\mathrm{V} 10=6 \mathrm{~V} ; \mathrm{S} 1=\mathrm{D}$ <br> $\mathrm{V}_{11}=5.3 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{11}$ | Input Bias Current | $\mathrm{Rs}=10 \mathrm{~K} \Omega$ |  | 0.4 | 3 | $\mu \mathrm{~A}$ | - |
| GV | DC Open Loop Gain | $\mathrm{V} \mathrm{VCM}=4 \mathrm{~V} ;$ <br> $\mathrm{Rs}=10 \Omega$ | 60 |  |  | dB | - |
| SVR | Supply Voltage Rejection | $15<\mathrm{V}_{\mathrm{i}}<50 \mathrm{~V} ;$ <br> $\mathrm{R}_{\mathrm{S}}=10 \Omega$ | 60 | 80 |  | dB | - |
| Vos | Input Offset Voltage | $\mathrm{Rs}=50 \Omega$ |  | 2 | 10 | mV | - |

RAMP GENERATOR (pin 2)

| Symbol | Parameter | Test Condition |  | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{2}$ | Ramp Valley | $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  | 1.2 | 1.5 |  | V | 7A |
| $\mathrm{V}_{2}$ | Ramp Peak | $\begin{aligned} & \mathrm{S} 1=\mathrm{C} \\ & \mathrm{~S} 2=\mathrm{B} \end{aligned}$ | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ |  | 2.5 |  | V | 7A |
|  |  |  | $V_{i}=45 \mathrm{~V}$ |  | 5.5 |  | V | 7A |
| $\mathrm{I}_{2}$ | Min. Ramp Current | $S 1=A ; l_{1}=100 \mu \mathrm{~A}$ |  |  | 270 | 300 | $\mu \mathrm{A}$ | 7A |
| $\mathrm{I}_{2}$ | Max. Ramp Current | $\mathrm{S} 1=\mathrm{A} ; \mathrm{I} 1=1 \mathrm{~mA}$ |  | 2.4 | 2.7 |  | mA | 7A |

## SYNC FUNCTION (pin 13)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{13}$ | Low Input Voltage | $\mathrm{V} i=15 \mathrm{~V}$ to $50 \mathrm{~V} ; \mathrm{V}_{12}=0 ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | -0.3 |  | 0.9 | V | 7 A |
| $\mathrm{~V}_{13}$ | High Input voltage | $\mathrm{V} 12=0 ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | 3.5 |  | 5.5 | V | 7 A |
| $\mathrm{I}_{13 \mathrm{~L}}$ | Sync Input Current with <br> Low Input Voltage | $\mathrm{V} 2=\mathrm{V} 13=0.9 \mathrm{~V} ; \mathrm{S} 4=\mathrm{A} ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 0.4 | mA | 7 A |
| $\mathrm{I}_{13 \mathrm{H}}$ | Input Current with High <br> Input Voltage | $\mathrm{V} 13=3.5 \mathrm{~V} ; \mathrm{S} 4=\mathrm{A} ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 1.5 | mA | 7 A |
| $\mathrm{~V}_{13}$ | Output Amplitude |  | 4 | 5 |  | V | - |
| tw | Output Pulse Width | $\mathrm{V}_{\mathrm{thr}}=2.5 \mathrm{~V}$ | 0.3 | 0.5 | 0.8 | $\mu \mathrm{~s}$ | - |

ELECTRICAL CHARACTERISTICS (continued)
RESET AND POWER FAIL FUNCTIONS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{11 \mathrm{R}}$ | Rising Threshold Voltage <br> (pin 11) | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V <br> $\mathrm{~V}_{3}=5.3 \mathrm{~V}$ | $\mathrm{V}_{\text {ref }}$ <br> -120 | $\mathrm{V}_{\text {ref }}$ <br> -100 | $\mathrm{V}_{\text {ref }}$ <br> -80 | V <br> mV | 7 D |
| $\mathrm{V}_{11 \mathrm{~F}}$ | Falling Threshold Voltage <br> (pin 11) | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 4.77 | $\mathrm{V}_{\text {ref }}$ <br> -200 | $\mathrm{V}_{\text {ref }}$ <br> -160 | V <br> mV | 7 D |
| $\mathrm{V}_{5 \mathrm{H}}$ | Delay High Threshold <br> Voltage | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V <br> $\mathrm{~V}_{11}=\mathrm{V}_{14}$ | 4.95 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{5 \mathrm{~L}}$ | Delay Low Threshold <br> Voltage | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{11}=\mathrm{V}_{14} \quad \mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 1 | 1.1 | 1.2 | V | 7 D |
| $-\mathrm{I}_{5 S 0}$ | Delay Source Current | $\mathrm{V}_{3}=5.3 \mathrm{~V} ; \mathrm{V}_{5}=3 \mathrm{~V}$ | 40 | 60 | 80 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{I}_{5 \mathrm{SI}}$ | Delay Sink Current | $\mathrm{V}_{3}=4.7 \mathrm{~V} ; \mathrm{V}_{5}=3 \mathrm{~V}$ | 10 |  |  | mA | 7 D |
| $\mathrm{V}_{4 \mathrm{~S}}$ | Out Saturation Voltage | $\mathrm{I}_{4}=15 \mathrm{~mA} ; \mathrm{S} 1=\mathrm{B}$ <br> $\mathrm{V}_{3}=4.7 \mathrm{~V}$ |  |  | 0.4 | V | 7 D |
| $\mathrm{I}_{4}$ | Output Leak Current | $\mathrm{V}_{4}=50 \mathrm{~V} ; \mathrm{S} 1=\mathrm{A}$ <br> $\mathrm{V}_{3}=5.3 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{V}_{3 \mathrm{R}}$ | Rising Threshold Voltage | $\mathrm{V}_{11}=\mathrm{V}_{14}$ | 4.95 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{3 \mathrm{H}}$ | Hysteresys |  | 0.4 | 0.5 | 0.6 | V | 7 D |
| $\mathrm{I}_{3}$ | Input Bias Current |  |  | 1 | 3 | $\mu \mathrm{~A}$ | 7 D |

Figure 5: Test and Evaluation Board Circuit


TYPICAL PERFORMANCES (using evaluation board) :
$\mathrm{n}=83 \%\left(\mathrm{~V}_{\mathrm{i}}=35 \mathrm{~V} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {REF }} ; \mathrm{l}_{\mathrm{o}}=5 \mathrm{~A} ;\right.$ fsw $\left.=200 \mathrm{KHz}\right)$
$V_{0}$ RIPPLE $=30 \mathrm{mV}$ (at 5A) with output filter capacitor $E S R \leq 60 \mathrm{~m} \Omega$
Line regulation $=5 \mathrm{mV}\left(\mathrm{V}_{\mathrm{i}}=15\right.$ to 50 V$)$
Load regulation $=15 \mathrm{mV}\left(\mathrm{l}_{0}=2\right.$ to 5 A$)$
For component values, refer to test circuit part list.

Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).


## PARTS LIST

| $\mathrm{R}_{1}=30 \mathrm{~K} \Omega$ | $\mathrm{C}_{1}, \mathrm{C}_{2}=3300 \mu \mathrm{~F} 63 \mathrm{~V}$ L EYF (ROE |
| :--- | :--- |
| $\mathrm{R}_{2}=10 \mathrm{~K} \Omega$ | $\mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}=2.2 \mu \mathrm{~F}$ |
| $\mathrm{R}_{3}=15 \mathrm{~K} \Omega$ | $\mathrm{C}_{7}=390 \mathrm{pF}$ Film |
| $\mathrm{R}_{4}=16 \mathrm{~K} \Omega$ | $\mathrm{C}_{8}=22 \mathrm{nF}$ MKT 1817 (ERO) |
| $\mathrm{R}_{5}=22 \Omega 0,5 \mathrm{~W}$ |  |
| $\mathrm{R}_{6}=4 \mathrm{~K} 7$ | $\mathrm{C}_{9}=2.2 \mathrm{nF}$ KP1830 |
| $\mathrm{R}_{7}=10 \Omega$ | $\mathrm{C}_{10}=220 \mathrm{nF}$ MKT |
| $\mathrm{R}_{8}=$ see tab. A | $\mathrm{C}_{11}=2.2 \mathrm{nF} \mathrm{MP1830}$ |
| $\mathrm{R}_{9}=$ OPTION | ${ }^{* *} \mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14}=220 \mu \mathrm{~F} 40 \mathrm{~V}_{\mathrm{L}}$ EKR |
| $\mathrm{R}_{10}=4 \mathrm{~K} 7$ | $\mathrm{C}_{15}=1 \mu \mathrm{~F}$ Film |
| $\mathrm{R}_{11}=10 \Omega$ |  |
| $\mathrm{D} 1=\mathrm{MBR} 760 \mathrm{CT}$ (or 7.5A/60V or equivalent) |  |
| $\mathrm{L} 1=80 \mu \mathrm{H}$ | core 58930 MAGNETICS <br> $24 ~ T U R N S ~$ 1.1 mm (AWG 17) |

[^3]Table A

| $\mathbf{V}_{0}$ | $\mathbf{R}_{9}$ | $\mathbf{R}_{7}$ |
| :---: | :---: | :---: |
| 12 V | $4.7 \mathrm{k} \Omega$ | 6.2 kW |
| 15 V | $4.7 \mathrm{k} \Omega$ | $9.1 \mathrm{k} \Omega$ |
| 18 V | $4.7 \mathrm{k} \Omega$ | $12 \mathrm{k} \Omega$ |
| 24 V | $4.7 \mathrm{k} \Omega$ | $18 \mathrm{k} \Omega$ |

Table B
SUGGESTED BOOTSTRAP CAPACITORS

| Operating Frequency | Bootstrap Cap.c10 |
| :---: | :---: |
| $f=20 \mathrm{KHz}$ | $\geq 680 \mathrm{nF}$ |
| $\mathrm{f}=50 \mathrm{KHz}$ | $\geq 470 \mathrm{nF}$ |
| $\mathrm{f}=100 \mathrm{KHz}$ | $\geq 330 \mathrm{nF}$ |
| $\mathrm{f}=200 \mathrm{KHz}$ | $\geq 220 \mathrm{nF}$ |
| $\mathrm{f}=500 \mathrm{KHz}$ | $\geq 100 \mathrm{nF}$ |

Figure 6b: P.C. Board (Back side) and Components Layout of the Circuit of Fig. 5. (1:1 scale)


Figure 7: DC Test Circuits


Figure 7A


Figure 7B


Figure 7D


Figure 7C


H91L 1978 -92

Figure 8: Quiescent Drain Current vs. Supply Voltage ( $0 \%$ duty cycle - see fig. 7A).


Figure 10: Quiescent Drain Current vs. Duty Cycle


Figure 12: Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7)


Figure 9: Quiescent Drain Current vs. Junction
Temperature (0\% duty cycle).


Figure 11: Reference Voltage (pin14) vs. $\mathrm{V}_{\mathrm{i}}$ (see fig. 7)


Figure 13: Reference Voltage (pin15) vs. $\mathrm{V}_{\mathrm{i}}$ (see fig. 7)


Figure 14: Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7)


Figure 16: Switching Frequency vs. Input Voltage (see fig. 5)


Figure 18: Switching Frequency vs. R4 (see fig. 5)


Figure 15: Reference Voltage 5.1V (pin 14)
Supply Voltage Ripple Rejection vs. Frequency


Figure 17: Switching Frequency vs. Junction Temperature (see fig 5)


Figure 19: Max. Duty Cycle vs. Frequency


Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)


Figure 22: Load Transient Response (see fig. 5)

Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature


Figure 21: Line Transient Response (see fig. 5)


Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7


Figure 25: Power Dissipation (device only) vs. Input Voltage


Figure 26: Power Dissipation (device only) vs. Output Voltage


Figure 28: Efficiency vs. Output Current


Figure 30: Efficiency vs. Output Voltage


Figure 27: Heatsink Used to Derive the Device's Power Dissipation

$$
\text { Rth } \text { - Heatsink }=\frac{T_{\text {case }}-T_{\text {amb }}}{P_{d}}
$$



Figure 29: Efficiency vs. Output Voltage


Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)


Figure 32: Power Dissipation Derating Curve


Figure 33: 5.1V/12V Multiple Supply. Note the Synchronization between the L4975A and the L4974A


Figure 34: 5.1V / 5A Low Cost Application


Figure 35: 5A Switching Regulator, Adjustable from 0 V to 25 V .


Figure 36: L4975A's Sync. Example


## MULTIWATT15 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.14 | 1.27 | 1.4 | 0.045 | 0.050 | 0.055 |
| G1 | 17.57 | 17.78 | 17.91 | 0.692 | 0.700 | 0.705 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 22.1 |  | 22.6 | 0.870 |  | 0.890 |
| L1 | 22 |  | 22.5 | 0.866 |  | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.2 | 4.3 | 4.6 | 0.165 | 0.169 | 0.181 |
| M1 | 4.5 | 5.08 | 5.3 | 0.177 | 0.200 | 0.209 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
MULTIWATT® is a Registered Trademark of SGS-THOMSON Microelectronics
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

L4977A

7A SWITCHING REGULATOR

- 7A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90\% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULATION
- INTERNAL CURRENT LIMITING
- PRECISE $5.1 \mathrm{~V} \pm 2 \%$ ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


## DESCRIPTION

The L4977A is a stepdown monolithic power switching regulator delivering 7A at a voltage variable from 5.1 to 40 V .

MULTIPOWER BCD TECHNOLOGY


Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4977A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15 -lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500 KHz allows reduction in the size and cost of external filter components.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{9}$ | Input Voltage | 55 | V |
| $\mathrm{~V}_{9}$ | Input Operating Voltage | 50 | V |
| $\mathrm{~V}_{7}$ | Output DC Voltage <br> Output Peak Voltage at $\mathrm{t}=0.1 \mu \mathrm{~s} \mathrm{f}=200 \mathrm{KHz}$ | -1 |  |
| $\mathrm{I}_{7}$ | Maximum Output Current | -7 | V |
| $\mathrm{~V}_{6}$ | Bootstrap Voltage <br> Bootstrap Operating Voltage | Internally Limited |  |
| $\mathrm{V}_{3}, \mathrm{~V}_{12}$ | Input Voltage at Pins 3,12 | 65 | V |
| $\mathrm{~V}_{4}$ | Reset Output Voltage | $\mathrm{V}_{9}+15$ | 12 |
| $\mathrm{I}_{4}$ | Reset Output Sink Current | 50 | V |
| $\mathrm{~V}_{5}, \mathrm{~V}_{10}, \mathrm{~V}_{11}, \mathrm{~V}_{13}$ | Input Voltage at Pin $5,10,11,13$ | 50 | V |
| $\mathrm{I}_{5}$ | Reset Delay Sink Current | 7 | mA |
| $\mathrm{I}_{10}$ | Error Amplifier Output Sink Current | 30 | V |
| $\mathrm{I}_{12}$ | Soft Start Sink Current | mA |  |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {case }}<120^{\circ} \mathrm{C}$ | 30 | A |
| $\mathrm{~T}_{\mathrm{j}}, \mathrm{T}_{\text {stg }}$ | Junction and Storage Temperature | 30 | mA |

PIN CONNECTION (Top view)
(P)

## THERMAL DATA

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :--- | :---: | :---: |
| $R_{\text {th }} \mathrm{j}$-case | Thermal Resistance Junction-case | $\max$ | 1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-amb | Thermal Resistance Junction-ambient | $\max$ | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

PIN FUNCTIONS

| $\mathrm{N}^{\circ}$ | Name | Function |
| :---: | :---: | :---: |
| 1 | OSCILLATOR | $\mathrm{R}_{\text {osc }}$. External resistor connected to ground determines the constant charging current of $\mathrm{C}_{\text {osc }}$. |
| 2 | OSCILLATOR | Cosc. External capacitor connected to ground determines (with Rosc) the switching frequency. |
| 3 | RESET INPUT | Input of Power Fail Circuit. The threshold is 5.1 V . It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \mathrm{~K} \Omega$ resistor when power fail signal not required. |
| 4 | RESET OUT | Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe. |
| 5 | RESET DELAY | A $C_{d}$ capacitor connected between this terminal and ground determines the reset signal delay time. |
| 6 | BOOTSTRAP | A $\mathrm{C}_{\text {boot }}$ capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor. |
| 7 | OUTPUT | Regulator Output. |
| 8 | GROUND | Common Ground Terminal |
| 9 | SUPPLY VOLTAGE | Unregulated Input Voltage. |
| 10 | FREQUENCY COMPENSATION | A series RC network connected between this terminal and ground determines the regulation loop gain characteristics. |
| 11 | FEEDBACK INPUT | The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation; It is connected via a divider for higher voltages. |
| 12 | SOFT START | Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant. |
| 13 | SYNC INPUT | Multiple L4977A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse. |
| 14 | $\mathrm{V}_{\text {ref }}$ | 5.1V V ${ }_{\text {ref }}$ Device Reference Voltage. |
| 15 | $\mathrm{V}_{\text {start }}$ | Internal Start-up Circuit to Drive the Power Stage. |

CIRCUIT OPERATION (refer to the block diagram)
The L4977A is a 7A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.
The device can deliver 7A at an output voltage adjustable from 5.1 V to 40 V , and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

## BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to 5.1 V $\pm 2 \%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11 V with a typical 1 V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.
An external bootstrap capacitor charged to 12 V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50 ns . Due to the fast commutation switching frequencies up to 500 kHz are possible.
The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1 \mathrm{~V} \pm$ $2 \%$ on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and

Figure 1: Feedforward Waveform


Figure 2: Soft Start Function


Figure 3: Limiting Current Function

stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1 V , higher voltages are obtained by inserting a voltage divider.
At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.
Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40 kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures
a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40 kHz .
The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5 V the reset output goes low immediately. The reset output is an open collector-drain.
Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5 V .
Fig 4B shows the case when the output is 5.1 V but the supply voltage is not yet higher than the fixed threshold.
The thermal protection disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has an hysterysis to prevent unstable conditions.

Figure 4: Reset and Power Fail Functions.


ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R}_{4}=16 \mathrm{~K} \Omega$,
$\mathrm{C}_{9}=2.2 \mathrm{nF}$, fsw $=200 \mathrm{KHz}$ typ, unless otherwise specified)
DYNAMIC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{i}$ | input Voltage Range (pin 9) | $\begin{aligned} & V_{0}=V_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \mathrm{I}_{0}=7 \mathrm{~A} \end{aligned}$ | 15 |  | 50 | V | 5 |
| V | Output Votage | $\begin{aligned} & V_{i}=15 V \text { to } 50 V \\ & I_{0}=3 A ; V_{0}=V_{\text {re }} f \end{aligned}$ | 5 | 5.1 | 5.2 | V | 5 |
| $\Delta \mathrm{V}$ 。 | Line Regulation | $\begin{aligned} & V_{i}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{I}_{0}=2 \mathrm{~A} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \mathrm{I} \end{aligned}$ |  | 12 | 30 | mV | 5 |
| $\Delta \mathrm{V}$ 。 | Load Regulation | $\begin{aligned} & V_{0}=V_{\text {ref }} \\ & I_{0}=3 A \text { to } 5 \mathrm{~A} \\ & \mathrm{I}_{0}=2 \mathrm{~A} \text { to } 7 \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 40 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ | 5 |
| $V_{d}$ | Dropout Voltage Between Pin 9 and 7 | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A} \\ & \mathrm{I}_{0}=7 \mathrm{~A} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.8 \\ & \hline \end{aligned}$ | $0.6$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 5 |
| 17 L | Max. Limiting Current | $\begin{aligned} & \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \text { to } 40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{i}}=15 \text { to } 50 \mathrm{~V} \\ & \hline \end{aligned}$ | 8 | 9.5 | 11 | A | 5 |
| $\eta$ | Efficiency | $\begin{aligned} & \mathrm{I}_{0}=3 \mathrm{~A} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{0}=12 \mathrm{~V} \\ & \hline \end{aligned}$ | 70 | $\begin{array}{r} 75 \\ 80 \\ \hline \end{array}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ | 5 |
|  |  | $\begin{aligned} & \mathrm{I}_{0}=7 \mathrm{~A} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{0}=12 \mathrm{~V} \\ & \hline \end{aligned}$ | 75 | $\begin{aligned} & 80 \\ & 87 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ | 5 |
| SVR | Supply Voltage Ripple Reject. | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=2 \mathrm{VRMS} ; \mathrm{I}_{0}=3 \mathrm{~A} \\ & \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \\ & \hline \end{aligned}$ | 56 | 60 |  | dB | 5 |
| f | Switching Frequency |  | 180 | 200 | 220 | KHz | 5 |
| $\frac{\Delta f}{\Delta V_{i}}$ | Voltage Stability of Swiching Frequency | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 45 V |  | 2 | 6 | \% | 5 |
| $\frac{\Delta f}{T_{j}}$ | Temperature Stability of Swiching Frequency | $\mathrm{T}_{\mathrm{j}}=0$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | \% | 5 |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Switching Frequency | $\begin{aligned} & V_{0}=V_{\text {reff }} ; R_{4}=10 \mathrm{~K} \Omega \\ & \mathrm{I}_{0}=7 \mathrm{~A} ; \mathrm{C}_{9}=1 \mathrm{nF} \end{aligned}$ | 500 |  |  | KHz | 5 |

$V_{\text {ref }}$ SECTION (pin 14)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{14}$ | Reference Voltage |  | 5 | 5.1 | 5.2 | V | 7 |
| $\Delta \mathrm{~V}_{14}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 50 V |  | 10 | 25 | mV | 7 |
| $\Delta \mathrm{~V}_{14}$ | Load Regulation | $\mathrm{I}_{14}=0$ to 1 mA |  | 20 | 40 | mV | 7 |
| $\frac{\Delta \mathrm{~V}_{14}}{\Delta \mathrm{~T}}$ | Average Temperature <br> Coefficient Reference <br> Voltage | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 7 |
| $\mathrm{I}_{14 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{14}=0$ |  | 70 |  | mA | 7 |

## Vstart SECTION (pin 15)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{15}$ | Reference Voltage |  | 11.4 | 12 | 12.6 | V | 7 |
| $\Delta \mathrm{~V}_{15}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V |  | 0.6 | 1.4 | V | 7 |
| $\Delta \mathrm{~V}_{15}$ | Load Regulation | $\mathrm{I}_{15}=0$ to 1 mA |  | 50 | 200 | mV | 7 |
| $\mathrm{I}_{15 \text { short }}$ | Short Circuit Current Limit | $\mathrm{V}_{15}=0 \mathrm{~V}$ |  | 80 |  | mA | 7 |

ELECTRICAL CHARACTERISTICS (continued)

## DC CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{90 n}$ | Turn-on Threshold |  | 10 | 11 | 12 | V | 7 A |
| $\mathrm{~V}_{9} \mathrm{Hyst}$ | Turn-off Hysteresys |  |  | 1 |  | V | 7 A |
| $\mathrm{I}_{9 \mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{12}=0 ; \mathrm{S} 1=\mathrm{D}$ |  | 13 | 19 | mA | 7 A |
| $\mathrm{I}_{90 \mathrm{Q}}$ | Operating Supply Current | $\mathrm{V}_{12}=0 ; \mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  | 16 | 23 | mA | 7 A |
| $\mathrm{I}_{7 \mathrm{~L}}$ | Out Leak Current | $\mathrm{V}_{\mathrm{i}}=55 \mathrm{~V} ; \mathrm{S} 3=\mathrm{A} ; \mathrm{V}_{12}=0$ |  |  | 2 | mA | 7 A |

SOFT START

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{12}$ | Soft Start Source Current | $\mathrm{V}_{12}=3 \mathrm{~V} ; \mathrm{V}_{11}=0 \mathrm{~V}$ | 70 | 100 | 130 | $\mu \mathrm{~A}$ | 7 B |
| $\mathrm{~V}_{12}$ | Output Saturation Voltage | $\mathrm{I}_{12}=20 \mathrm{~mA} ; \mathrm{V}_{9}=10 \mathrm{~V}$ |  |  | 1 | V | 7 B |
|  |  | $I_{12}=200 \mu \mathrm{~A} ; \mathrm{V}_{9}=10 \mathrm{~V}$ |  |  | 0.7 | V | 7 B |

## ERROR AMPLIFIER

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{10 \mathrm{H}}$ | High Level Out Voltage | $\mathrm{I}_{10}=-100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{11}=4.7 \mathrm{~V}$ | 6 |  |  | V | 7 C |
| $\mathrm{V}_{10 \mathrm{~L}}$ | Low Level Out Voltage | $\mathrm{I}_{10}=+100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C}$ <br> $\mathrm{V}_{11}=5.3 \mathrm{~V} ;$ |  |  | 1.2 | V | 7 C |
| $\mathrm{I}_{10 \mathrm{H}}$ | Source Output Current | $\mathrm{V}_{10}=1 \mathrm{~V} ; \mathrm{S} 1=\mathrm{E}$ <br> $\mathrm{V}_{11}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{10 \mathrm{~L}}$ | Sink Output Current | $\mathrm{V} 10=6 \mathrm{~V} ; \mathrm{S} 1=\mathrm{D}$ <br> $\mathrm{V}_{11}=5.3 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{~A}$ | 7 C |
| $\mathrm{I}_{11}$ | Input Bias Current | $\mathrm{Rs}=10 \mathrm{~K} \Omega$ |  | 0.4 | 3 | $\mu \mathrm{~A}$ | - |
| GV | DC Open Loop Gain | $\mathrm{V} \mathrm{VCM}=4 \mathrm{~V} ;$ <br> $\mathrm{Rs}=10 \Omega$ | 60 |  |  | dB | - |
| SVR | Supply Voltage Rejection | $15<\mathrm{V}_{\mathrm{i}}<50 \mathrm{~V} ;$ <br> $\mathrm{R}_{\mathrm{S}}=10 \Omega$ | 60 | 80 |  | dB | - |
| Vos | Input Offset Voltage | $\mathrm{Rs}=50 \Omega$ |  | 2 | 10 | mV | - |

RAMP GENERATOR (pin 2)

| Symbol | Parameter | Test Condition |  | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{2}$ | Ramp Valley | $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  | 1.2 | 1.5 |  | V | 7A |
| $\mathrm{V}_{2}$ | Ramp Peak | $\begin{aligned} & \mathrm{S} 1=\mathrm{C} \\ & \mathrm{~S} 2=\mathrm{B} \end{aligned}$ | V i $=15 \mathrm{~V}$ |  | 2.5 |  | V | 7 A |
|  |  |  | $\mathrm{V}_{\mathrm{i}}=45 \mathrm{~V}$ |  | 5.5 |  | V | 7 A |
| $\mathrm{I}_{2}$ | Min. Ramp Current | S1 = A; $I_{1}=100 \mu \mathrm{~A}$ |  |  | 270 | 300 | $\mu \mathrm{A}$ | 7A |
| $\mathrm{I}_{2}$ | Max. Ramp Current | $\mathrm{S} 1=\mathrm{A} ; \mathrm{l}_{1}=1 \mathrm{~mA}$ |  | 2.4 | 2.7 |  | mA | 7A |

## SYNC FUNCTION (pin 13)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{13}$ | Low Input Voltage | $\mathrm{V} i=15 \mathrm{~V}$ to $50 \mathrm{~V} ; \mathrm{V}_{12}=0 ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | -0.3 |  | 0.9 | V | 7 A |
| $\mathrm{~V}_{13}$ | High Input voltage | $\mathrm{V} 12=0 ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | 3.5 |  | 5.5 | V | 7 A |
| $\mathrm{I}_{13 \mathrm{~L}}$ | Sync Input Current with <br> Low Input Voltage | $\mathrm{V} 13=\mathrm{V} 2=0.9 \mathrm{~V} ; \mathrm{S} 4=\mathrm{A} ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 0.4 | mA | 7 A |
| $\mathrm{I}_{13 \mathrm{H}}$ | Input Current with High <br> Input Voltage | $\mathrm{V} 13=3.5 \mathrm{~V} ; \mathrm{S} 4=\mathrm{A} ;$ <br> $\mathrm{S} 1=\mathrm{C} ; \mathrm{S} 2=\mathrm{B}$ |  |  | 1.5 | mA | 7 A |
| $\mathrm{~V}_{13}$ | Output Amplitude |  | 4 | 5 |  | V | - |
| tw | Output Pulse Width | $\mathrm{V}_{\mathrm{thr}}=2.5 \mathrm{~V}$ | 0.3 | 0.5 | 0.8 | $\mu \mathrm{~s}$ | - |

ELECTRICAL CHARACTERISTICS (continued)
RESET AND POWER FAIL FUNCTIONS

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{11 \mathrm{R}}$ | Rising Threshold Voltage <br> (pin 11) | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V <br> $\mathrm{~V}_{3}=5.3 \mathrm{~V}$ | $\mathrm{V}_{\text {ref }}$ <br> -120 | $\mathrm{V}_{\text {ref }}$ <br> -100 | $\mathrm{V}_{\text {ref }}$ <br> -80 | V <br> mV | 7 D |
| $\mathrm{V}_{11 \mathrm{~F}}$ | Falling Threshold Voltage <br> (pin 11) | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 4.77 | $\mathrm{V}_{\text {ref }}$ <br> -200 | $\mathrm{V}_{\text {ref }}$ <br> -160 | V <br> mV | 7 D |
| $\mathrm{V}_{5 \mathrm{H}}$ | Delay High Threshold <br> Voltage | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V <br> $\mathrm{~V}_{11}=\mathrm{V}_{14} \quad \mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 4.95 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{5 \mathrm{~L}}$ | Delay Low Threshold <br> Voltage | $\mathrm{Vi}=15$ to 50 V <br> $\mathrm{~V}_{11}=\mathrm{V}_{14} \quad \mathrm{~V}_{3}=5.3 \mathrm{~V}$ | 1 | 1.1 | 1.2 | V | 7 D |
| $-\mathrm{I}_{5 S 0}$ | Delay Source Current | $\mathrm{V}_{3}=5.3 \mathrm{~V} ; \mathrm{V}_{5}=3 \mathrm{~V}$ | 40 | 60 | 80 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{I}_{5 \mathrm{SI}}$ | Delay Sink Current | $\mathrm{V}_{3}=4.7 \mathrm{~V} ; \mathrm{V}_{5}=3 \mathrm{~V}$ | 10 |  |  | mA | 7 D |
| $\mathrm{V}_{4 \mathrm{~S}}$ | Out Saturation Voltage | $\mathrm{I}_{4}=15 \mathrm{~mA} ; \mathrm{S} 1=\mathrm{B}$ <br> $\mathrm{V}_{3}=4.7 \mathrm{~V}$ |  |  | 0.4 | V | 7 D |
| $\mathrm{I}_{4}$ | Output Leak Current | $\mathrm{V}_{4}=50 \mathrm{~V} ; \mathrm{S} 1=\mathrm{A}$ <br> $\mathrm{V}_{3}=5.3 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{~A}$ | 7 D |
| $\mathrm{V}_{3 \mathrm{R}}$ | Rising Threshold Voltage | $\mathrm{V}_{11}=\mathrm{V}_{14}$ | 4.95 | 5.1 | 5.25 | V | 7 D |
| $\mathrm{V}_{3 \mathrm{H}}$ | Hysteresys |  | 0.4 | 0.5 | 0.6 | V | 7 D |
| $\mathrm{I}_{3}$ | Input Bias Current |  |  | 1 | 3 | $\mu \mathrm{~A}$ | 7 D |

Figure 5: Test and Evaluation Board Circuit


TYPICAL PERFORMANCES (using evaluation board) :
$\mathrm{n}=83 \%\left(\mathrm{~V}_{\mathrm{i}}=35 \mathrm{~V} ; \mathrm{V}_{0}=\mathrm{V}_{\text {REF }} ; \mathrm{l}_{\mathrm{o}}=7 \mathrm{~A} ;\right.$ fsw $=200 \mathrm{KHz}$ )
$V_{0}$ RIPPLE $=30 \mathrm{mV}$ (at 7A) with output filter capacitor ESR $\leq 60 \mathrm{~m} \Omega$
Line regulation $=5 \mathrm{mV}\left(\mathrm{V}_{\mathrm{i}}=15\right.$ to 50 V$)$
Load regulation $=15 \mathrm{mV}$ ( $\mathrm{l}_{\mathrm{o}}=2$ to 7 A )
For component values, refer to test circuit part list.

Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).


PARTS LIST

| $\mathrm{R}_{1}=30 \mathrm{~K} \Omega$ | $\mathrm{C}_{1}, \mathrm{C}_{2}=3300 \mu \mathrm{~F} 63 \mathrm{~V}_{\mathrm{L}}$ EYF (ROE |
| :--- | :--- |
| $\mathrm{R}_{2}=10 \mathrm{~K} \Omega$ | $\mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}=2.2 \mu \mathrm{~F}$ |
| $\mathrm{R}_{3}=15 \mathrm{~K} \Omega$ | $\mathrm{C}_{7}=390 \mathrm{pF}$ Film |
| $\mathrm{R}_{4}=16 \mathrm{~K} \Omega$ | $\mathrm{C}_{8}=22 \mathrm{nF} \mathrm{MKT} 1817$ (ERO) |
| $\mathrm{R}_{5}=22 \Omega 0,5 \mathrm{~W}$ |  |
| $\mathrm{R}_{6}=4 \mathrm{~K} 7$ | $\mathrm{C}_{9}=2.2 \mathrm{nF}$ KP1830 |
| $\mathrm{R}_{7}=10 \Omega$ | $\mathrm{C}_{10}=220 \mathrm{nF}$ MKT |
| $\mathrm{R}_{8}=$ see tab. A | $\mathrm{C}_{11}=2.2 \mathrm{nF} \mathrm{MP1830}$ |
| $\mathrm{R}_{9}=$ OPTION | ${ }^{* *} \mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14}=220 \mu \mathrm{~F} 40 \mathrm{~V}_{\mathrm{L}}$ EKR |
| $\mathrm{R}_{10}=4 \mathrm{~K} 7$ | $\mathrm{C}_{15}=1 \mu \mathrm{~F}$ Film |
| $\mathrm{R}_{11}=10 \Omega$ |  |
| $\mathrm{D} 1=\mathrm{MBR} 1560 \mathrm{CT}$ (or 16A/60V or equivalent) |  |
| $\mathrm{L} 1=40 \mu \mathrm{H}$ | core 58071 MAGNETICS <br> 27 TURNS $\varnothing 1,3 m m ~(A W G ~ 16) ~$ <br> COGEMA 949178 |

[^4]Table A

| $\mathbf{V}_{0}$ | $\mathbf{R}_{9}$ | $\mathbf{R}_{7}$ |
| :---: | :---: | :---: |
| 12 V | $4.7 \mathrm{k} \Omega$ | 6.2 kW |
| 15 V | $4.7 \mathrm{k} \Omega$ | $9.1 \mathrm{k} \Omega$ |
| 18 V | $4.7 \mathrm{k} \Omega$ | $12 \mathrm{k} \Omega$ |
| 24 V | $4.7 \mathrm{k} \Omega$ | $18 \mathrm{k} \Omega$ |

Table B
SUGGESTED BOOTSTRAP CAPACITORS

| Operating Frequency | Bootstrap Cap.c10 |
| :---: | :---: |
| $\mathrm{f}=20 \mathrm{KHz}$ | $\geq 680 \mathrm{nF}$ |
| $\mathrm{f}=50 \mathrm{KHz}$ | $\geq 470 \mathrm{nF}$ |
| $\mathrm{f}=100 \mathrm{KHz}$ | $\geq 330 \mathrm{nF}$ |
| $\mathrm{f}=200 \mathrm{KHz}$ | $\geq 220 \mathrm{nF}$ |
| $\mathrm{f}=500 \mathrm{KHz}$ | $\geq 100 \mathrm{nF}$ |

Figure 6b: P.C. Board (Back side) and Components Layout of the Circuit of Fig. 5. (1:1 scale)


Figure 7: DC Test Circuits


Figure 7A


Figure 7B


Figure 7D


Figure 7C


H91L4970-02

Figure 8: Quiescent Drain Current vs. Supply Voltage ( $0 \%$ duty cycle - see fig. 7A).


Figure 10: Quiescent Drain Current vs. Duty Cycle


Figure 12: Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7)


Figure 9: Quiescent Drain Current vs. Junction
Temperature (0\% duty cycle).


Figure 11: Reference Voltage (pin14) vs. $\mathrm{V}_{\mathrm{i}}$ (see fig. 7)


Figure 13: Reference Voltage (pin15) vs. $\mathrm{V}_{\mathrm{i}}$ (see fig. 7)


Figure 14: Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7)


Figure 16: Switching Frequency vs. Input Voltage (see fig. 5)


Figure 18: Switching Frequency vs. R4 (see fig. 5)


Figure 15: Reference Voltage 5.1V (pin 14)
Supply Voltage Ripple Rejection vs. Frequency


Figure 17: Switching Frequency vs. Junction Temperature (see fig 5)


Figure 19: Max. Duty Cycle vs. Frequency


Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)


Figure 22: Load Transient Response (see fig. 5)

Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature


Figure 21: Line Transient Response (see fig. 5)


Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7


Figure 25: Power Dissipation (device only) vs. Input Voltage


Figure 26: Power Dissipation (device only) vs. Output Voltage


Figure 28: Efficiency vs. Output Current


Figure 30: Efficiency vs. Output Voltage


Figure 27: Heatsink Used to Derive the Device's Power Dissipation

$$
\text { Rth } \text { - Heatsink }=\frac{T_{\text {case }}-T_{\text {amb }}}{P_{d}}
$$



Figure 29: Efficiency vs. Output Voltage


Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)


Figure 32: Power Dissipation Derating Curve


Figure 33: A5.1V/12V Multiple Supply. Note the Synchronization between the L4977A and the L4974A


Figure 34: 5.1V / 7A Low Cost Application


Figure 35: 7A Switching Regulator, Adjustable from 0 V to 25 V .


Figure 36: L4977A'sSync. Example


MULTIWATT15 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TVP. | MAX. | MIN. | TYP. | MAX, |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.14 | 1.27 | 1.4 | 0.045 | 0.050 | 0.055 |
| G1 | 17.57 | 17.78 | 17.91 | 0.692 | 0.700 | 0.705 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 22.1 |  | 22.6 | 0.870 |  | 0.890 |
| L1 | 22 |  | 22.5 | 0.866 |  | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.2 | 4.3 | 4.6 | 0.165 | 0.169 | 0.181 |
| M1 | 4.5 | 5.08 | 5.3 | 0.177 | 0.200 | 0.209 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
MULTIWATT ${ }^{\circledR}$ is a Registered Trademark of SGS-THOMSON Microlectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A. SG2525A/2527A SG3525A/3527A

## REGULATING PULSE WIDTH MODULATORS

- 8 TO 35 V OPERATION
- 5.1 V REFERENCE TRIMMED TO $\pm 1 \%$
- 100 Hz TO 500 KHz OSCILLATOR RANGE
- SEPARATE OSCILLATOR SYNC TERMINAL
- ADJUSTABLE DEADTIME CONTROL
- INTERNAL SOFT-START
- PULSE-BY-PULSE SHUTDOWN
- INPUT UNDERVOLTAGE LOCKOUT WITH HYSTERESIS
- LATCHING PWM TO PREVENT MULTIPLE PULSES
- DUAL SOURCE/SINK OUTPUT DRIVERS


## DESCRIPTION

The SG3525A/3527Aseries of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1 V reference is trimmed to $\pm$ $1 \%$ and the input common-mode range of the error amplifier includes the reference voltage eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the $\mathrm{C}_{\tau}$ and the discharge terminals provide a wide range of dead time ad- justment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuity and the output stages, providing instantaneous turn off through the PWM latch with pulsed shut-

down, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitterfree operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulses has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA . The SG3525A output stage features NOR logic, giving a LOW outputfor an OFF state. The SG3527A utilizes OR logic which results in a HIGH output level when OFF.

PIN CONNECTIONS AND ORDERING NUMBERS (top view)


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{i}}$ | Supply Voltage | 40 | V |
| $\mathrm{~V}_{\mathrm{C}}$ | Collector Supply Voltage | 40 | V |
| $\mathrm{I}_{\text {OsC }}$ | Oscillator Charging Current | 5 | mA |
| $\mathrm{I}_{\mathrm{o}}$ | Output Current, Source or Sink | 500 | mA |
| $\mathrm{I}_{\mathrm{R}}$ | Reference Output Current | 50 | mA |
| $\mathrm{I}_{\mathrm{T}}$ | Current through CT Terminal <br> Logic $\operatorname{Inputs}$ <br> Analog Inputs | -0.3 to +5.5 | mA |
|  | V |  |  |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {amb }}=70^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{i}}$ | V |
| $\mathrm{T}_{\mathrm{j}}$ | Junction Temperature Range | -55 to 150 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {op }}$ | Operating Ambient Temperature : SG2525A/27A |  |  |
|  | SG3525A/27A | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Parameter |  | SO16 | DIP16 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {th }}$-pins | Thermal Resistance Junction-pins | Max |  | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-amb | Thermal Resistance Junction-ambient | Max |  | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-alumina | Thermal Resistance Junction-alumina (*) | Max | 50 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

* Thermal resistance junction-alumina with thedevice soldered on the middle of analumina supporting substrate measuring $15 \times 20 \mathrm{~mm}$; 0.65 mm thickness with infinite heatsink.


## BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS
(V\# i $=20 \mathrm{~V}$, and over operating temperature, unless otherwise specified)

| Symbol | Parameter | Test Conditions | $\begin{aligned} & \text { SG2525A } \\ & \text { SG2527A } \end{aligned}$ |  |  | $\begin{aligned} & \text { SG3525A } \\ & \text { SG3527A } \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| REFERENCE SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 5.05 | 5.1 | 5.15 | 5 | 5.1 | 5.2 | V |
| $\Delta V_{\text {REF }}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=8$ to 35 V |  | 10 | 20 |  | 10 | 20 | mV |
| $\Delta V_{\text {REF }}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0$ to 20 mA |  | 20 | 50 |  | 20 | 50 | mV |
| $\Delta \mathrm{V}_{\text {REF } / \Delta \mathrm{T}^{*}}$ | Temp. Stability | Over Operating Range |  | 20 | 50 |  | 20 | 50 | mV |
| * | Total Output Variation | Line, Load and Temperature | 5 |  | 5.2 | 4.95 |  | 5.25 | V |
|  | Short Circuit Current | $\mathrm{V}_{\text {REF }}=0 \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 80 | 100 |  | 80 | 100 | mA |
| * | Output Noise Voltage | $\begin{aligned} & 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}, \\ & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 40 | 200 |  | 40 | 200 | $\mu \mathrm{Vrms}$ |
| $\Delta \mathrm{V}_{\text {REF }}{ }^{*}$ | Long Term Stability | $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, 1000 \mathrm{hrs}$ |  | 20 | 50 |  | 20 | 50 | mV |
| OSCILLATOR SECTION * * |  |  |  |  |  |  |  |  |  |
| *, • | Initial Accuracy | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | $\pm 2$ | $\pm 6$ |  | $\pm 2$ | $\pm 6$ | \% |
| *, • | Voltage Stability | $\mathrm{V}_{\mathrm{i}}=8$ to 35 V |  | $\pm 0.3$ | $\pm 1$ |  | $\pm 1$ | $\pm 2$ | \% |
| $\Delta f / \Delta T^{*}$ | Temperature Stability | Over Operating Range |  | $\pm 3$ | $\pm 6$ |  | $\pm 3$ | $\pm 6$ | \% |
| $\mathrm{f}_{\text {MIN }}$ | Minimum Frequency | $\mathrm{R}_{\mathrm{T}}=200 \mathrm{~K} \Omega \mathrm{C}_{\mathrm{T}}=0.1 \mu \mathrm{~F}$ |  |  | 120 |  |  | 120 | Hz |
| $f_{\text {max }}$ | Maximum Frequency | $\mathrm{RT}_{\mathrm{T}}=2 \mathrm{~K} \Omega \mathrm{C}_{\mathrm{T}}=470 \mathrm{pF}$ | 400 |  |  | 400 |  |  | KHz |
|  | Current Mirror | $\mathrm{I}_{\mathrm{RT}}=2 \mathrm{~mA}$ | 1.7 | 2 | 2.2 | 1.7 | 2 | 2.2 | mA |
| *, • | Clock Amplitude |  | 3 | 3.5 |  | 3 | 3.5 |  | V |
| *, • | Clock Width | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 0.3 | 0.5 | 1 | 0.3 | 0.5 | 1 | $\mu \mathrm{s}$ |
|  | Sync Threshold |  | 1.2 | 2 | 2.8 | 1.2 | 2 | 2.8 | V |
|  | Sync Input Current | Sync Voltage $=3.5 \mathrm{~V}$ |  | 1 | 2.5 |  | 1 | 2.5 | mA |
| ERROR AMPLIFIER SECTION (VCM $=5.1 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |
| Vos | Input Offset Voltage |  |  | 0.5 | 5 |  | 2 | 10 | mV |
| $\mathrm{l}_{\mathrm{b}}$ | Input Bias Current |  |  | 1 | 10 |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {os }}$ | Input Offset Current |  |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
|  | DC Open Loop Gain | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega$ | 60 | 75 |  | 60 | 75 |  | dB |
| * | Gain Bandwidth Product | $\mathrm{G}_{\mathrm{v}}=0 \mathrm{~dB} \quad \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 1 | 2 |  | 1 | 2 |  | MHz |
| *, 回 | DC Transconduct. | $\begin{aligned} & 30 \mathrm{~K} \Omega \leq \mathrm{R}_{\mathrm{L}} \leq 1 \mathrm{M} \Omega \\ & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.1 | 1.5 |  | 1.1 | 1.5 |  | ms |
|  | Output Low Level |  |  | 0.2 | 0.5 |  | 0.2 | 0.5 | V |
|  | Output High Level |  | 3.8 | 5.6 |  | 3.8 | 5.6 |  | V |
| CMR | Comm. Mode Reject. | $\mathrm{V}_{\mathrm{CM}}=1.5$ to 5.2 V | 60 | 75 |  | 60 | 75 |  | dB |
| PSR | Supply Voltage Rejection | $\mathrm{V}_{\mathrm{i}}=8$ to 35 V | 50 | 60 |  | 50 | 60 |  | dB |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Conditions | $\begin{aligned} & \text { SG2525A } \\ & \text { SG2527A } \end{aligned}$ |  |  | $\begin{aligned} & \text { SG3525A } \\ & \text { SG3527A } \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| PWM COMPARATOR |  |  |  |  |  |  |  |  |  |
|  | Minimum Duty-cycle |  |  |  | 0 |  |  | 0 | \% |
|  | Maximum Duty-cycle |  | 45 | 49 |  | 45 | 49 |  | \% |
| - | Input Threshold | Zero Duty-cycle | 0.7 | 0.9 |  | 0.7 | 0.9 |  | V |
|  |  | Maximum Duty-cycle |  | 3.3 | 3.6 |  | 3.3 | 3.6 | V |
| * | Input Bias Current |  |  | 0.05 | 1 |  | 0.05 | 1 | $\mu \mathrm{A}$ |
| SHUTDOWN SECTION |  |  |  |  |  |  |  |  |  |
|  | Soft Start Current | $\mathrm{V}_{\mathrm{SD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ | 25 | 50 | 80 | 25 | 50 | 80 | $\mu \mathrm{A}$ |
|  | Soft Start Low Level | $\mathrm{V}_{\mathrm{SD}}=2.5 \mathrm{~V}$ |  | 0.4 | 0.7 |  | 0.4 | 0.7 | V |
|  | Shutdown Threshold | To outputs, $\mathrm{V}_{\mathrm{SS}}=5.1 \mathrm{~V}$ $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 0.6 | 0.8 | 1 | 0.6 | 0.8 | 1 | V |
|  | Shutdown Input Current | $\mathrm{V}_{\mathrm{SD}}=2.5 \mathrm{~V}$ |  | 0.4 | 1 |  | 0.4 | 1 | mA |
| * | Shutdown Delay | $\mathrm{V}_{\text {SD }}=2.5 \mathrm{VT}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 0.2 | 0.5 |  | 0.2 | 0.5 | $\mu \mathrm{s}$ |
| OUTPUT DRIVERS (each output) ( $\mathrm{V}_{\mathrm{C}}=20 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |
|  | Output Low Level | $\mathrm{I}_{\text {sink }}=20 \mathrm{~mA}$ |  | 0.2 | 0.4 |  | 0.2 | 0.4 | V |
|  |  | $\mathrm{I}_{\text {sink }}=100 \mathrm{~mA}$ |  | 1 | 2 |  | 1 | 2 | V |
|  | Output High Level | $\mathrm{I}_{\text {source }}=20 \mathrm{~mA}$ | 18 | 19 |  | 18 | 19 |  | V |
|  |  | $\mathrm{I}_{\text {source }}=100 \mathrm{~mA}$ | 17 | 18 |  | 17 | 18 |  | V |
|  | Under-Voltage Lockout | $\mathrm{V}_{\text {comp }}$ and $\mathrm{V}_{\text {ss }}=$ High | 6 | 7 | 8 | 6 | 7 | 8 | V |
| Ic | Collector Leakage | $\mathrm{V}_{\mathrm{C}}=35 \mathrm{~V}$ |  |  | 200 |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{tr}^{*}$ | Rise Time | $\mathrm{C}_{L}=1 \mathrm{nF}, \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 100 | 600 |  | 100 | 600 | ns |
| $\mathrm{t}^{*}$ | Fall Time | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 50 | 300 |  | 50 | 300 | ns |
| TOTAL STANDBY CURRENT |  |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\text {s }}$ | Supply Current | $\mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}$ |  | 14 | 20 |  | 14 | 20 | mA |

* These parameters, although guaranteed over the recommended operating conditions, are not $100 \%$ tested in production.
- Tested at $f_{\text {osc }}=40 \mathrm{KHz}\left(R_{T}=3.6 \mathrm{~K} \Omega, C_{T}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{D}}=0 \Omega\right)$. Approximate oscillator frequency is defined by :

$$
f=\frac{1}{C_{T}\left(0.7 R_{T}+3 R_{D}\right)}
$$

- DC transconductance ( $g_{M}$ ) relates to DC open-loop voltage gain $\left(G_{v}\right)$ according to the following equation : $G_{V}=g_{M} R_{L}$ where $R_{L}$ is the resistance from pin 9 to ground. The minimum $g_{M}$ specification is used to calculate minimum $G_{v}$ when the error amplifier output is loaded.


RECOMMENDED OPERATING CONDITIONS ()

| Parameter | Value |
| :--- | :---: |
| Input Voltage $\left(\mathrm{V}_{\mathrm{i}}\right)$ | 8 to 35 V |
| Collector Supply Voltage $\left(\mathrm{V}_{\mathrm{C}}\right)$ | 4.5 to 35 V |
| Sink/Source Load Current (steady state) | 0 to 100 mA |
| Sink/Source Load Current (peak) | 0 to 400 mA |
| Reference Load Current | 0 to 20 mA |
| Oscillator Frequency Range | 100 Hz to 400 KHz |
| Oscillator Timing Resistor | $2 \mathrm{~K} \Omega$ to $150 \mathrm{~K} \Omega$ |
| Oscillator Timing Capacitor | $0.001 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ |
| Dead Time Resistor Range | 0 to $500 \Omega$ |

(.) Range over which the device is functional and parameter limits are guaranteed.

Figure 1 : Oscillator Charge Time vs. $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$.


Figure 3 : SG1525A Output Saturation Characteristics.


Figure 2 : Oscillator Discharge Time vs. RD and $\mathrm{C}_{\mathrm{T}}$.


Figure 4 : Error Amplifier Voltage Gain and Phase vs. Frequency.


NACPOELECTFORNGS

Figure 5 : SG1525A Error Amplifier.


## PRINCIPLES OF OPERATION

## SHUTDOWN OPTIONS (see Block Diagram)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of $100 \mu \mathrm{~A}$ to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.
An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions : the PWM latch is immedi-
ately set providing the fastest turn-off signal to the outputs ; and a $150 \mu \mathrm{~A}$ current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.
Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.

Figure 6 : SG1525A Oscillator Schematic.


Figure 7 : SG1525A Output Circuit (1/2 circuit shown).


Figure 8.


For single-ended supplies, the driver outputs are grounded. The $V_{c}$ terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.
Figure 10.


The low source impedance of the outputdrivers provides rapid charging of Power Mos input capacitance while minimizing external components.

Figure 9.


In conventional push-pull bipolar designs, forward base drive is controlled by $R_{1}-R_{3}$. Rapid turn-off times for the power devices are achieved with speed-up capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$.
Figure 11.


Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.

DIP16 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.77 |  | 1.65 | 0.030 |  | 0.065 |
| b |  | 0.5 |  |  | 0.020 |  |
| b1 |  | 0.25 |  |  | 0.010 |  |
| D |  |  |  |  |  | 0.335 |
| E |  | 2.54 |  |  | 0.100 |  |
| e |  | 17.78 |  |  |  | 0.787 |
| e3 |  |  | 7.1 |  |  | 0.280 |
| F |  |  |  |  |  |  |
| I |  |  |  |  |  |  |
| L |  |  |  |  |  | 0.130 |



S016 NARROW PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.75 |  |  | 0.069 |
| a1 | 0.1 |  | 0.25 | 0.004 |  | 0.009 |
| a2 |  |  | 1.6 |  |  | 0.063 |
| b | 0.35 |  | 0.46 | 0.014 |  | 0.018 |
| b1 | 0.19 |  | 0.25 | 0.007 |  | 0.010 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | $45^{\circ}$ (typ.) |  |  |  |  |  |
| D | 9.8 |  | 10 | 0.386 |  | 0.394 |
| E | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 8.89 |  |  | 0.350 |  |
| F | 3.8 |  | 4.0 | 0.150 |  | 0.157 |
| L | 0.4 |  | 1.27 | 0.150 |  | 0.050 |
| M |  |  | 0.62 |  |  | 0.024 |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

UC2842/3/4/5 UC3842/3/4/5

## CURRENT MODE PWM CONTROLLER

- OPTIMIZED FOR OFF-LINE AND DC TO DC CONVERTERS
- LOW START-UP CURRENT (< 1 mA )
- AUTOMATIC FEED FORWARD COMPENSATION
- PULSE-BY-PULSE CURRENT LIMITING
- ENHANCED LOAD RESPONSE CHARACTERISTICS
- UNDER-VOLTAGE LOCKOUT WITH HYSTERESIS
- DOUBLE PULSE SUPPRESSION
- HIGH CURRENT TOTEM POLE OUTPUT
- INTERNALLY TRIMMED BANDGAP REFERENCE
- 500 KHz OPERATION
- LOW Ro ERROR AMP


## DESCRIPTION

The UC3842/3/4/5family of control ICs provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under voltage lockoutfeaturing start-up current less than 1 mA , a precision reference trimmed for accuracy at the error amp input,


Minidip


SO14
logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N -Channel MOSFETs, is low in the off-state.
Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC3842 and UC3844 have UVLO thresholds of 16 V (on) and 10 V (off), ideally suited off-line applications The corresponding thresholds for the UC3843 and UC3845 are 8.5 V and 7.9 V . The UC3842 and UC3843 can operate to duty cycles approaching $100 \%$. A range of the zero to < $50 \%$ is obtained by the UC3844 and UC3845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle

BLOCK DIAGRAM (toggle flip flop used only in U3844 and UC3845)


UC2842/3/4/5-UC3842/3/4/5
ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{i}}$ | Supply Voltage (low impedance source) | 30 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | Supply Voltage (li < 30mA) | Self Limiting |  |
| $\mathrm{I}_{\mathrm{O}}$ | Output Current | $\pm 1$ | A |
| $\mathrm{E}_{\mathrm{O}}$ | Output Energy (capacitive load) | -0.3 to 6.3 | $\mu \mathrm{~J}$ |
|  | Analog Inputs (pins 2, 3) | 10 | V |
|  | Error Amplifier Output Sink Current | 1 | mA |
| $\mathrm{P}_{\text {tot }}$ | Power Dissipation at $\mathrm{T}_{\text {amb }} \leq 50^{\circ} \mathrm{C}$ (minidip, DIP-14) | 725 | W |
| $\mathrm{P}_{\text {tot }}$ | Power Dissipation at Tamb $\leq 25^{\circ} \mathrm{C}($ SO14 $)$ | -65 to 150 | $\mathrm{~mW}^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | 300 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (soldering 10s) |  |  |

* All voltages are with respect to pin 5 , all currents are positive into the specified terminal.

PIN CONNECTIONS (top views)


## ORDERING NUMBERS

| Type | Minidip | SO14 |
| :---: | :---: | :---: |
| UC2842 | UC2842N | UC2842D |
| UC3843 | UC2843N | UC2843D |
| UC2844 | UC2844N | UC2844D |
| UC2845 | UC2845N | UC2845D |
| UC3842 | UC3842N | UC3842D |
| UC3843 | UC3843N | UC3843D |
| UC3844 | UC3844N | UC3845D |
| UC3845 | UC3845N |  |

THERMAL DATA

| Symbol | Description | Minidip | SO14 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th} \mathrm{j} \text {-amb }}$ | Thermal Resistance Junction-ambient. | max. | 100 | 165 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |  |

ELECTRICAL CHARACTERISTICS (Unless otherwise stated, these specifications apply for $-25 \leq T_{\text {amb }} \leq$ $85^{\circ} \mathrm{C}$ for UC2824X; $0 \leq \mathrm{Tamb}^{\mathrm{L}} 70^{\circ} \mathrm{C}$ for UC384X; $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ (note 5 ); $\mathrm{RT}_{\mathrm{T}}=10 \mathrm{~K} ; \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF}$ )

| Symbol | Parameter | Test Conditions | UC284X |  |  | UC384X |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| REFERENCE SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \mathrm{I}_{0}=1 \mathrm{~mA}$ | 4.95 | 5.00 | 5.05 | 4.90 | 5.00 | 5.10 | V |
| $\Delta \mathrm{V}_{\text {REF }}$ | Line Regulation | $12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{i}} \leq 25 \mathrm{~V}$ |  | 6 | 20 |  | 6 | 20 | mV |
| $\Delta \mathrm{V}_{\text {REF }}$ | Load Regulation | $1 \leq \mathrm{I}_{0} \leq 20 \mathrm{~mA}$ |  | 6 | 25 |  | 6 | 25 | mV |
| $\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{T}$ | Temperature Stability | (Note 2) |  | 0.2 | 0.4 |  | 0.2 | 0.4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
|  | Total Output Variant | Line, Load, Temperature (2) | 4.9 |  | 5.1 | 4.82 |  | 5.18 | V |
| $\mathrm{e}_{\mathrm{N}}$ | Output Noise Voltage | $\begin{gathered} 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{KHz} \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ \text { (2) } \end{gathered}$ |  | 50 |  |  | 50 |  | $\mu \mathrm{V}$ |
|  | Long Term Stability | $\mathrm{T}_{\text {amb }}=125^{\circ} \mathrm{C}, 1000 \mathrm{Hrs}(2)$ |  | 5 | 25 |  | 5 | 25 | mV |
| Isc | Output Short Circuit |  | -30 | -100 | -180 | -30 | -100 | -180 | mA |
| OSCILLATOR SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {s }}$ | Initial Accuracy | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (6) | 47 | 52 | 57 | 47 | 52 | 57 | KHz |
|  | Voltage Stability | $12 \leq \mathrm{V}_{\mathrm{i}} \leq 25 \mathrm{~V}$ |  | 0.2 | 1 |  | 0.2 | 1 | \% |
|  | Temperature Stability | $\mathrm{T}_{\text {min }} \leq \mathrm{T}_{\text {amb }} \leq \mathrm{T}_{\text {MAX }}$ (2) |  | 5 |  |  | 5 |  | \% |
| $\mathrm{V}_{4}$ | Amplitude | $\mathrm{V}_{\text {PIN4 }}$ Peak to Peak |  | 1.7 |  |  | 1.7 |  | V |
| ERROR AMP SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{2}$ | Input Voltage | $\mathrm{V}_{\mathrm{PIN} 1}=2.5 \mathrm{~V}$ | 2.45 | 2.50 | 2.55 | 2.42 | 2.50 | 2.58 | V |
| $\mathrm{Ib}_{\text {b }}$ | Input Bias Current |  |  | -0.3 | -1 |  | -0.3 | -2 | $\mu \mathrm{A}$ |
|  | Avol | $2 \leq \mathrm{V}_{0} \leq 4 \mathrm{~V}$ | 65 | 90 |  | 65 | 90 |  | dB |
| B | Unity Gain Bandwidth | (2) | 0.7 | 1 |  | 0.7 | 1 |  | MHz |
| SVR | Supply Voltage Rejection | $12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{i}} \leq 25 \mathrm{~V}$ | 60 | 70 |  | 60 | 70 |  | dB |
| 10 | Output Sink Current | VPIN2 $=2.7 \mathrm{~V} \quad \mathrm{~V}_{\text {PIN1 }}=1.1 \mathrm{~V}$ | 2 | 6 |  | 2 | 6 |  | V |
| $\mathrm{I}_{0}$ | Output Source Current | $\mathrm{V}_{\text {PIN2 }}=2.3 \mathrm{~V} \quad \mathrm{~V}_{\text {PIN1 }}=5 \mathrm{~V}$ | -0.5 | -0.8 |  | -0.5 | -0.8 |  | mA |
|  | $V_{\text {Out }}$ High | $\begin{gathered} \mathrm{V}_{\mathrm{PIN2} 2}=2.3 \mathrm{~V} ; \\ \mathrm{R}_{\mathrm{L}}=15 \mathrm{~K} \Omega \text { to } \mathrm{Ground} \end{gathered}$ | 5 | 6 |  | 5 | 6 |  | V |
|  | Vout Low | $\begin{gathered} \mathrm{V}_{\mathrm{PIN} 2}=2.7 \mathrm{~V} ; \\ \mathrm{R}_{\mathrm{L}}=15 \mathrm{~K} \Omega \text { to } \mathrm{Pin} 8 \end{gathered}$ |  | 0.7 | 1.1 |  | 0.7 | 1.1 | V |
| CURRENT SENSE SECTION |  |  |  |  |  |  |  |  |  |
| Gv | Gain | ( 3 \& 4) | 2.85 | 3 | 3.15 | 2.8 | 3 | 3.2 | V/V |
| $V_{3}$ | Maximum Input Signal | $\mathrm{V}_{\text {PIN } 1}=5 \mathrm{~V}(3)$ | 0.9 | 1 | 1.1 | 0.9 | 1 | 1.1 | V |
| SVR | Supply Voltage Rejection | $12 \leq \mathrm{V}_{\mathrm{i}} \leq 25 \mathrm{~V}$ (3) |  | 70 |  |  | 70 |  | dB |
| $\mathrm{Ib}_{\mathrm{b}}$ | Input Bias Current |  |  | -2 | -10 |  | -2 | -10 | $\mu \mathrm{A}$ |
|  | Delay to Output |  |  | 150 | 300 |  | 150 | 300 | ns |
| OUTPUT SECTION |  |  |  |  |  |  |  |  |  |
| loL | Output Low Level | $\mathrm{I}_{\text {SINK }}=20 \mathrm{~mA}$ |  | 0.1 | 0.4 |  | 0.1 | 0.4 | V |
|  |  | $\mathrm{I}_{\text {SINK }}=200 \mathrm{~mA}$ |  | 1.5 | 2.2 |  | 1.5 | 2.2 | V |
| Іон | Output High Level | ISOURCE $=20 \mathrm{~mA}$ | 13 | 13.5 |  | 13 | 13.5 |  | V |
|  |  | Isource $=200 \mathrm{~mA}$ | 12 | 13.5 |  | 12 | 13.5 |  | V |
| tr | Rise Time | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \quad \mathrm{CL}=1 \mathrm{nF}$ (2) |  | 50 | 150 |  | 50 | 150 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \quad \mathrm{CL}=1 \mathrm{nF}$ (2) |  | 50 | 150 |  | 50 | 150 | ns |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Conditions | UC284X |  |  | UC384X |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| UNDER-VOLTAGE LOCKOUT SECTION |  |  |  |  |  |  |  |  |  |
|  | Start Threshold | X842/4 | 15 | 16 | 17 | 14.5 | 16 | 17.5 | V |
|  |  | X843/5 | 7.8 | 8.4 | 9.0 | 7.8 | 8.4 | 9 | V |
|  | Min Operating Voltage | X842/4 | 9 | 10 | 11 | 8.5 | 10 | 11.5 | V |
|  | After Turn-on | X843/5 | 7.0 | 7.6 | 8.2 | 7.0 | 7.6 | 8.2 | V |
| PWM SECTION |  |  |  |  |  |  |  |  |  |
|  | Maximum Duty Cycle | X842/3 | 93 | 97 | 100 | 93 | 97 | 100 | \% |
|  |  | X844/5 | 46 | 48 | 50 | 47 | 48 | 50 | \% |
|  | Minimum Duty Cycle |  |  |  | 0 |  |  | 0 | \% |
| TOTAL STANDBY CURRENT |  |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{st}}$ | Start-up Current |  |  | 0.5 | 1 |  | 0.5 | 1 | mA |
| Ii | Operating Supply Current | $\mathrm{V}_{\text {PIN2 }}=\mathrm{V}_{\text {PIN3 }}=0 \mathrm{~V}$ |  | 11 | 20 |  | 11 | 20 | mA |
| $\mathrm{V}_{\mathrm{iz}}$ | Zener Voltage | $\mathrm{l}_{\mathrm{i}}=25 \mathrm{~mA}$ |  | 34 |  |  | 34 |  | V |

Notes: 2. These parameters, although guaranteed, are not $100 \%$ tested in production.
3. Parameter measured at trip point of latch with $\mathrm{V}_{\text {PIN2 }}=0$.
4. Gain defined as :
$A=\frac{\Delta \mathrm{V}_{\text {PIN } 1}}{\Delta \mathrm{~V}_{\text {PIN } 3}} ; 0 \leq \mathrm{V}_{\text {PIN } 3} \leq 0.8 \mathrm{~V}$
5. Adjust $\mathrm{V}_{\mathrm{i}}$ above the start threshold before setting at 15 V .
6. Output frequency equals oscillator frequency for the UC3842 and UC3843.

Output frequency is one half oscillator frequency for the UC3844 and UC3845.

Figure 1 : Error Amp Configuration.


Figure 2 : Under Voltage Lockout.


During Under-Voltage Lockout, the outputdriver is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor
to prevent activating the power switch with extraneous leakage currents.

Figure 3 : Current Sense Circuit .


Peak current (is) is determined by the formula
$I_{S} \max \approx \frac{1.0 \mathrm{~V}}{\mathrm{R}_{\mathrm{S}}}$
A small RC filter may be required to suppress switch transients.

Figure 4.


Figure 6 : Timing Resistance vs. Frequency.


Figure 8 : Error Amplifier Open-loop Frequency Response.


Figure 5 : Deadtime vs. $\mathrm{C}_{\mathrm{T}}\left(\mathrm{R}_{\mathrm{T}}>5 \mathrm{~K} \Omega\right)$.


Figure 7 : Output Saturation Characteristics.


Figure 9 : Open Loop Test Circuit.


High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close
to pin 5 in a single point ground. The transistor and $5 \mathrm{~K} \Omega$ potentiometerare used to sample the oscillator waveform and apply an adjustable ramp to pin 3.

Figure 10 : ShutdownTechniques.


Shutdown of the UC2842 can be accomplished by two methods ; either raise pin 3 above 1 V or pull pin 1 below a voltage two diode drops above ground. Either method cause the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shut-
down condition at pins 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling $\mathrm{V}_{\mathrm{i}}$ below the lower UVLO threshold. At this point the reference turns off, allowing the SCR to reset.

Figure 11 : Off-line Flyback Regulator.


## Power Supply Specifications

1. Input Voltage :
95 VAC to 130 VAC ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ )
2. Line Isolation :
3750 V
3. Switching Frequency: 40 KHz
4. Efficiency @ Full Load : 70 \%

Output Voltage :
A. $+5 \mathrm{~V}, \pm 5 \%: 1$ A to 4 A load Ripple voltage : 50 mV P-P Max.
B. $+12 \mathrm{~V}, \pm 3 \%: 0.1 \mathrm{~A}$ to 0.3 A load Ripple voltage: 100 mV P-P Max.
C. $-12 \mathrm{~V}, \pm 3 \%: 0.1 \mathrm{~A}$ to 0.3 A load

Ripple voltage : 100 mV P-P Max.
Figure 12 : Slope Compensation.


A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over $50 \%$.

Note that capacitor, C, forms a filter with $\mathrm{R}_{2}$ to supress the leading edge switch spikes.

SO14 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | Inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. |  | MAX |
| A |  |  | 1.75 |  |  | 0.069 |
| a1 | 0.1 |  | 0.25 | 0.004 |  | 0.009 |
| a2 |  |  | 1.6 |  |  | 0.063 |
| b | 0.35 |  | 0.46 | 0.014 |  | 0.018 |
| b1 | 0.19 |  | 0.25 | 0.007 |  | 0.010 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 |  |  |  |  |  |  |
| D | 8.55 |  | 8.75 | 0.336 |  | 0.344 |
| E | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| F | 3.8 |  | 4.0 | 0.15 |  | 0.157 |
| L | 0.4 |  | 1.27 | 0.016 |  | 0.050 |
| M |  |  | 0.68 |  |  | 0.027 |
| S | 8 (max.) |  |  |  |  |  |



DIP14 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  |  | inch |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  | 3.32 |  |  | 0.131 |  |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 1.15 |  | 1.65 | 0.045 |  | 0.065 |
| b | 0.356 |  | 0.55 | 0.014 |  | 0.022 |
| b1 | 0.204 |  | 0.304 | 0.008 |  | 0.012 |
| D |  |  | 10.92 |  |  | 0.430 |
| E | 7.95 |  |  |  |  |  |
| e |  | 7.54 |  |  | 0.313 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  |  |  |  |  |
| I |  |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.


[^0]:    $\mathrm{V}_{0}=5.1 \mathrm{~V}$ to 15 V
    $\mathrm{I}_{0}=2.5 \mathrm{~A}$ max
    Load regulation ( 1 A to 2 A ) $=10 \mathrm{mV}\left(\mathrm{V}_{0}=5.1 \mathrm{~V}\right)$

[^1]:    (*) See Fig. 28

[^2]:    * 2 capacitors in parallel to increase input RMS current capability
    ** 3 capacitors in parallel to reduce total output ESR

[^3]:    * 2 capacitors in parallel to increase input RMS current capability
    ** 3 capacitors in parallel to reduce total output ESR

[^4]:    * 2 capacitors in parallel to increase input RMS current capability
    ** 3 capacitors in parallel to reduce total output ESR

