## 74LS393

## Dual 4-Bit Binary Counter

## General Description

Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS393 comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The DM74LS393 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

## Features

- Dual version of the popular DM74LS93

■ DM74LS393 dual 4-bit binary counter with individual clocks

Direct clear for each 4-bit counter
■ Dual 4-bit versions can significantly improve system densities by reducing counter package count by $50 \%$

- Typical maximum count frequency 35 MHz

■ Buffered outputs reduce possibility of collector commutation

Ordering Code:

| Order Number | Package Number | Package Description |
| :---: | :---: | :--- |
| DM74LS393M | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow |
| DM74LS373N | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

## Connection Diagram



Function Table
Counter Sequence (Each Counter)

| Count | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Q}_{\mathbf{D}}$ | $\mathbf{Q}_{\mathbf{C}}$ | $\mathbf{Q}_{\mathbf{B}}$ | $\mathbf{Q}_{\mathbf{A}}$ |
| 0 | L | L | L | L |
| 1 | L | L | L | H |
| 2 | L | L | H | L |
| 3 | L | L | H | H |
| 4 | L | H | L | L |
| 5 | L | H | L | H |
| 6 | L | H | H | L |
| 7 | L | H | H | H |
| 8 | H | L | L | L |
| 9 | H | L | L | H |
| 10 | H | L | H | L |
| 11 | H | L | H | H |
| 12 | H | H | L | L |
| 13 | H | H | L | H |
| 14 | H | H | H | L |
| 15 | H | H | H | H |


| H=HIGH Logic Level |
| :--- |
| L=LOW Logic Level |



Absolute Maximum Ratings(Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage |  |
| Clear | 7 V |
| A | 5.5 V |
| Operating Free Air Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | HIGH Level Input Voltage | 2 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | LOW Level Input Voltage |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | HIGH Level Output Current |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | LOW Level Output Current |  |  | 8 | mA |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock Frequency (Note 2) | 0 |  | 25 | MHz |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock Frequency (Note 3) | 0 |  | 20 | MHz |
| $\mathrm{t}_{\mathrm{W}}$ | Pulse Width (Note 5) | A | 20 |  | ns |
|  |  | Clear HIGH | 20 |  |  |

Note 2: $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 3: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
Note 4: The symbol $(\downarrow)$ indicates that the falling edge of the clear pulse is used for reference
Note 5: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.

## Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions |  | Min | Typ <br> (Note 6) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{IL}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{IH}}=\operatorname{Min} \end{aligned}$ |  | 2.7 | 3.4 |  | V |
| $\overline{\mathrm{V}} \mathrm{OL}$ | LOW Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{IL}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{IH}}=\operatorname{Min} \end{aligned}$ |  |  | 0.35 | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  | 0.25 | 0.4 |  |
| $I_{1}$ | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=7 \mathrm{~V}$ | Clear |  |  | 0.1 |  |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$ | A |  |  | 0.2 |  |
| $I_{\mathrm{IH}}$ | HIGH Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ | Clear |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | A |  |  | 40 |  |
| $\overline{I L}$ | LOW Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.4 \mathrm{~V}$ | Clear |  |  | -0.4 | mA |
|  |  |  | A |  |  | -1.6 |  |
| Ios | Short Circuit Output Current | $\mathrm{V}_{\text {CC }}=\operatorname{Max}$ (Note 7) |  | -20 |  | -100 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 8) |  |  | 15 | 26 | mA |

Note 6: All typicals are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 8: $\mathrm{I}_{\mathrm{CC}}$ is measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5 V , and all other inputs grounded.

| Switching Characteristics <br> at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | From (Input) <br> To (Output) | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  |  |  | Units |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | A to $Q_{A}$ | 25 |  | 20 |  | MHz |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time LOW-to-HIGH Level Output | $A$ to $Q_{A}$ |  | 20 |  | 24 | ns |
| ${ }_{\text {t PHL }}$ | Propagation Delay Time HIGH-to-LOW Level Output | $A$ to $Q_{A}$ |  | 20 |  | 30 | ns |
| $\overline{t_{\text {PLH }}}$ | Propagation Delay Time LOW-to-HIGH Level Output | A to $Q_{D}$ |  | 60 |  | 87 | ns |
| $\bar{t}^{\text {PHL }}$ | Propagation Delay Time HIGH-to-LOW Level Output | A to $Q_{D}$ |  | 60 |  | 87 | ns |
| $\overline{t_{\text {PHL }}}$ | Propagation Delay Time HIGH-to-LOW Level Output | Clear to Any Q |  | 39 |  | 45 | ns |

Physical Dimensions inches (millimeters) unless otherwise noted


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

$\frac{0.092}{2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX DEPTH
OPTION 1


14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N14A

