

CMOS Microprocessor Compatible 8-Bit Analog-to-Digital Converter

#### **FEATURES**

- 8-Bit Resolution
- Fast Conversion Time: 20μs
- . Interfaces to RAM, ROM or Slow-Memory
- · Low Power Dissipation: 30mW
- Ratiometric Capability
- Single +5 V Supply Operation
- · Internal Comparator
- internal or External Clock Oscillator Operation

#### **BENEFITS**

- · Monolithic Reliability
- PDIP, CDIP and SOIC Packages Available

#### **APPLICATIONS**

- Avionics
- Instrumentation
- · Process Automation

# **GENERAL DESCRIPTION**

MP7574 is a low-cost, 8-bit  $\mu$ P compatible Analog-to-Digital Converter which uses a successive approximation technique to provide a maximum conversion time of 20 $\mu$ s.


Designed to operate as a memory mapped input device, the MP7574 can be interfaced like a static RAM, ROM, or slow-memory. The  $\overline{CS}$  (decoded device address) and  $\overline{RD}$  ( $\overline{READWRITE}$ control) inputs are available in all  $\mu P$  memory systems. These two inputs control all ADC operations such as starting conversion or reading data. The ADC output data bits

use three-state logic, allowing direct connection to the  $\mu P$  data bus or system input port.

Internal clock, +5 V operation, on-board comparator and interface logic, low power dissipation (30 mW) and fast conversion time make the MP7574 ideal for most ADC/µP interface applications. Small size (18-pin DIP) and monolithic reliability find wide use in avionics, instrumentation, and process automation applications.

Specified for operation over the commercial / industrial (-40 to +85°C) and military (-55 to +125°C) temperature ranges, the MP7574 is available in Plastic and Ceramic dual-in-line, and Surface Mount (SOIC) packages.


#### SIMPLIFIED BLOCK DIAGRAM




#### ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL ( ± LSB's)	DNL ( ± LSB's)
Plastic Dip	-40 to +85°C	MP7574JN	3/4	7/8
Plastic Dip	-40 to +85°C	MP7574KN	1/2	3/4
SOIC	-40 to +85°C	MP7574JS	3/4	7/8
SOIC	-40 to +85°C	MP7574KS	1/2	3/4
Ceramic Dip	-40 to +85°C	MP7574AD	3/4	7/8
Ceramic Dip	-40 to +85°C	MP7574BD	1/2	3/4
Ceramic Dip	-55 to +125°C	MP7574SD	3/4	7/8
Ceramic Dip	-55 to +125°C	MP7574SD/883	3/4	7/8
Ceramic Dip	-55 to +125°C	MP7574TD	1/2	3/4
Ceramic Dip	-55 to +125°C	MP7574TD/883	1/2	3/4

#### **PIN CONFIGURATIONS**



18 Pin PDIP, CDIP (0.300")



18 Pin SOIC (Jedec, 0.300")

#### PIN OUT DEFINITIONS

PIN N	Ю.	NAME	DESCRIPTION
1		V <sub>DD</sub>	+5 V Supply
2		VREF	-10 V Reference Input
3		Bors	Bipolar Offset Input
4		Ain	Analog Input
5		AGND	Analog Ground
6		DB7	Data Output Bit 7 (MSB)
7		DB6	Data Output Bit 6
8		DB5	Data Output Bit 5
9		DB4	Data Output Bit 4

PIN NO	. NAME	DESCRIPTION			
10	DB3	Data Output Bit 3			
11	DB2	Data Output Bit 2			
12	DB1	Data Output Bit 1			
13	DBO	Data Output Bit 0 (LSB)			
14	BUSY	Busy Output			
15	RD DA	Read Input			
16	<del>cs</del>	Chip Select Input			
17	CLK	Clock Input			
18	DGND	Digital Ground			



# **ELECTRICAL CHARACTERISTICS TABLE**

Unless Otherwise Specified: VDD = +5 V, VREF = -10 V, Unipolar Configuration, RCLK = 180k $\Omega$ , CCLK = 100 pF

			25°C		Tmin to	Tonav		T
Parameter	Symbol	Min	Тур	Max	Min	Max	Units	Test Conditions/Comments
KEY FEATURES								
Resolution Sampling Rate	Fs	8		50	8	50	Bits kHz	
ACCURACY (J, A, S Grades) (1)			-					
Differential Non-Linearity Integral Non-Linearity Full Scale Error (2) Offset Error	DNL INL EFS			±7/8 ±3/4 ±5 ±60		±7/8 ±3/4 ±6.5 ±80	LSB LSB LSB mV	Best Straight Line
ACCURACY (K, B, T Grades) (1)								
Differential Non-Linearity Integral Non-Linearity Full Scale Error (2) Offset Error Mismatch between BoFs (pin 3)	DNL INL EFS			±3/4 ±1/2 ±3 ±30		±3/4 ±1/2 ±4.5 ±50	LSB LSB LSB mV	Best Straight Line
and Ain (pin 4) Resistances				±1.5		±1.5	%	
ANALOG INPUT	-							
Input Resistance at VREF (pin 2) at BoFs (pin 3) at AIN (pin 4) VREF (for specified performance) VREF Range Nominal Analog Input Range Unipolar Mode Bipolar Mode		5 10 10 -10 -5 0	10 20 20	15 30 30 -15 VREF	5 10 10 -10 -5	15 30 30 -15	κΩ κΩ ν ν ν	
LOGIC INPUTS			·					
RD (pin 15), CS (pin 16) VINH Logic HIGH Input Voltage VINL Logic LOW Input Voltage Iliv Input Current CIN Input Capacitance (3) CLK (pin 17)	:	3.0		0.8 ±1 5	3.0	0.8 ±10 5	V V μΑ pF	Vin = 0 V, V <sub>DD</sub>
VINH Logic HIGH Input Voltage VINL Logic LOW Input Voltage INH Logic HIGH Input Current		3.0		0.4 2	3.0	0.8 3	V V mA	During Conversion: V <sub>IN</sub> (CLK) ≥ V <sub>INH</sub> (CLK)
INL Logic LOW Input Current				±1		±10	μА	During Conversion: V <sub>IN</sub> (CLK) ≤ V <sub>IN</sub> (CLK) (See circuit of <i>Figure 8</i> . if external clock operation is required)

# **MP7574**



# ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Description	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Conditions
LOGIC OUTPUTS								
BUSY (pin 14), DB7 to DB0 (pins 6-13) VoH Output HIGH Voltage VoL Output LOW Voltage ILKG DB7 to DB0 Floating Stage		4.0	0.4	0.8	4.0	0.8	<b>v v</b>	ISOURCE = 40µA ISINK = 1.6mA
Leakage Floating State Output Capacitance (3)				1		10	μА	Vout = 0 V or VDD
(DB7 to DB0)				7		7	pF	
POWER SUPPLIES								
V <sub>DD</sub> Iss (STANDBY)		4.75		5.25 5	4.75	5.25 5	V mA	5V ±5% for specified performance A <sub>IN</sub> = 0 V, ADC in RESET condition
IREF			VF	REF/5kΩ	VF	REF/5kΩ		Conversion complete, prior to RESET
AC PARAMETERS (3)								
STATIC RAM INTERFACE MODE (See Figure 1. and Table 1.)								
CS Pulse Width Requirement  RD to CS Setup Time  CS to BUSY Propagation Delay	tcs twscs tcbpd	100 0	90 120	120 150	150 0	180 200	ns ns ns	BUSY Load = 20 pF BUSY Load = 100pF
BUSY to RD Setup Time BUSY to CS Setup Time Data Access Time	tesr tescs trad	0	200 240	250 300	0 0 180	280 400	ns ns ns	DB0-DB7 Load = 20pF DB0-DB7 Load = 100pF
Data Hold Time CS to RD Hold Time	trind trincs	50	80	120 250	30	180 500	ns ns	
Reset Time Requirement Conversion Time using internal clock oscillator Conversion Time using	teonvert	3			3		μs	See typical data of Figure 5.
external clock	tCONVERT			20		20	μs	tclk=400kHz
ROM INTERFACE MODE (See Figure 2. and Table 2.)								
Data Access Time Data Hold Time	trad trhd			250 120		280 180	1	DB7-DB0, Load = 20pF DB7-DB0, Load = 100pF
RD HIGH to BUSY Propagation Delay BUSY to RD LOW Setup Time	twbpd twbpd tbsr		0.4	1.5 1.5	1.0	2.0 2.0	1'	BUSY Load = 20pF BUSY Load = 20 pF RD can go LOW prior to BUSY HIGH, but must not return HIGH until BUSY = HIGH. See Table 2
Conversion Time using internal clock oscillator	tconvert							See typical data of Figure 5. Ad 2µs to data shown in Figure 6. fo ROM Mode



# **ELECTRICAL CHARACTERISTICS TABLE**

Description	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Conditions
SLOW MEMORY INTERFACE MODE (See Figure 3. and Table 3.)					-			
CS to BUSY Propagation Delay Reset Time Requirement Data Access Time Data Hold Time Conversion Time	tcbpd treset trad trhd tconvert	3 50		120 250 120 20	3 30	180 280 180 20	ns	Same as RAM Mode Same as RAM Mode Same as RAM Mode

#### NOTES

- Accuracy specifications are measured using the internal clock.
- Full scale error is measured after offset calibration.
- Guaranteed, not tested.

Specifications are subject to change without notice

# ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V <sub>DD</sub> to AGND 0 V, +7.0 V	Vain (pin 4)
V <sub>DD</sub> to DGND	Storage Temperature Range65°C to +150°C
Digital Input Voltage to DGND	Lead Temperature (soldering, 10 secs) +300°C
(pins 15 and 16)0.5 V to +15 V Digital Output Voltage to DGND (pins 6-14)	Package Power Dissipation Rating to 75°C         450mW           Derates above 75°C         6mW/°C
(pin 17)       GND -0.5 to V <sub>DD</sub> +0.5 V         VREF (pin 2)       ±20 V         VBoFs (pin 3)       ±20 V	Package Power Dissipation Rating to 70°C         670mW           Derates above 75°C         8.3mW/°C

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a Stresses above those listed under "Absolute Maximum Hatings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

  Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.



#### TIMING AND CONTROL OF THE MP7574

READ). This is in contrast to the ROM mode where a memory READ causes a data READ and a convert start.

#### Static RAM Interface Mode

Table 1. and Figure 1. show the truth table and timing requirements for MP7574 operation as a static RAM.

A convert start is initiated by executing a memory WRITE instruction to the address location occupied by the MP7574 (once a conversion has started, subsequent memory WRITES have no effect). A data READ is performed by executing a memory READ instruction to the MP7574 address location.

BUSY must be HIGH before a data READ is attempted, i.e. the total delay between a convert start and a data READ must be at least as great as the MP7574 conversion time. The delay can be generated by inserting NOP instructions (or other program instructions) between the WRITE (start convert) and READ (read data) operations. Once BUSY is HIGH (conversion complete), a data READ is performed by executing a memory READ instruction to the address location occupied by the MP7574. The data is lost when RD returns HIGH, the converter is internally reset.

The RAM interface mode uses distinctly different commands to start conversion (memory WRITE) or read the data (memory

*****	MP7574 Inputs		574 Outputs	MP7574 Operation			
cs	RD	BUSY	DB7-DB0	Will 7574 Operation			
L	Н	Н	High Z	Write Cycle (Start Convert)			
L	ᇻ	н	High Z→Data	Read cycle (Data Read)			
L	'	н	Data→High Z	Reset Converter			
н	יא	x	High Z	Not selected			
L	н	L	High Z	No effect, converter busy			
L	~	L	High Z	No effect, converter busy			
L		L	High Z	Not allowed, causes incorrect conversion			

NOTE 1: If  $\overline{RD}$  goes LOW to HIGH when  $\overline{CS}$  is LOW, the ADC is internally reset,  $\overline{RD}$  has no effect while  $\overline{CS}$  is HIGH. See Application High Number 1.

Table 1. Truth Table, Static RAM Mode




Figure 1. Static RAM Mode Timing Diagram



#### **ROM Interface Mode**

Table 2. and Figure 2. show the truth table and timing requirements for interfacing the MP7574 as a Read Only Memory.

 $\overline{\text{CS}}$  is held LOW and converter operation is controlled by the  $\overline{\text{RD}}$  input. The MP7574  $\overline{\text{RD}}$  input is derived from the decoded device address. MEMRD should be used to enable the address decoder in 8080 systems. VMA should be used to enable the address decoder in 6800 systems. A data READ is initiated by executing a memory READ instruction to the MP7574 address location. The converter is automatically restarted when  $\overline{\text{RD}}$  returns HIGH. As in the RAM mode, attempting a data READ before  $\overline{\text{BUSY}}$  is HIGH will result in incorrect output data.

	7574 uts	MP7	574 Outputs	MP7574 Operation			
cs	RD	BUSY	DB7-DB0	Mr7574 Operation			
L	ľ	н	High Z→Data	Data Read			
L	۲.	~	Data—→High Z	Reset and start new conversion			
L	~	L	High Z	No effect, converter busy			
L	۲	L	High Z	Not allowed, causes incorrect conversion			

Table 2. Truth Table, Static ROM Mode




Figure 2. ROM Mode Timing Diagram (CS Held Low)

#### Slow-Memory Interface Mode

Table 3. and Figure 3. show the truth table and timing requirements for interfacing the MP7574 as a slow-memory. This mode is intended for use with processors which can be forced into a WAIT state for at least 12 $\mu$ s (such as the 8080, 8085 and SC/MP). The major advantage of this mode is that it allows the  $\mu$ P to start conversion, WAIT, and then READ data with a single READ instruction.

In the slow-memory mode,  $\overline{CS}$  and  $\overline{RD}$  are tied together. It is suggested that the system ALE signal (8085 system) or SYNC signal (8080 system) be used to latch the address. The decoded

device address is subsequently used to drive the MP7574  $\overline{CS}$  and  $\overline{RD}$  inputs.  $\overline{BUSY}$  is connected to the microprocessor READY input.

When the MP7574 is NOT addressed, the  $\overline{CS}$  and  $\overline{RD}$  inputs are HIGH. Conversion is initiated by executing a memory READ to the MP7574 address.  $\overline{BUSY}$  subsequently goes LOW (forcing the  $\mu P$  READY input LOW) placing the  $\mu P$  in a WAIT state. When conversion is complete ( $\overline{BUSY}$  is HIGH) the  $\mu P$  completes the memory READ.

Do not attempt to perform a memory WRITE in this mode, since three-state bus conflicts will arise.

MP7574 Inputs	MP7	574 Outputs	MP7574 Operation
CS & RD	BUSY	DB7-DB0	III 7574 Operation
H 7 L	דעור	High Z High Z High Z	Not selected Start conversion Conversion in progress, μP in wait state
L	_~	High Z→Data	Conversion Complete, µP reads data
	н	Data—→High Z	Converter reset and deselected
н	н	High Z	Not selected

Table 3. Truth Table, Slow Memory Mode




Figure 3. Slow Memory Mode Timing Diagram (CS and RD Tied Together)

#### **GENERAL CIRCUIT INFORMATION**

#### **Basic Circuit Description**

The MP7574 uses a successive approximation technique to provide an 8-bit parallel digital output. The control logic was designed to provide easy interface to most microprocessors. Most applications require only passive clock components (R & C), a –10 V reference, and a +5 V supply.

Figure 4. shows the MP7574 functional diagram. Upon receipt of a start command either via the  $\overline{CS}$  or  $\overline{RD}$  pins for Control Logic and Timing Details,  $\overline{BUSY}$  goes low indicating conversion is in progress. Successive bits, starting with the most significant bit (MSB), are applied to the input of a DAC. The comparator determines whether the addition of each successive bit

causes the DAC output to be greater than or less than the analog input, AIN. If the sum of the DAC bits is less than AIN, the trial bit is left ON, and the next smaller bit is tried. If the sum is greater than AIN, the trial bit is turned OFF and the next smaller bit it tried.

Each successively smaller bit is tried and compared to AIN in this manner until the least significant bit (LSB) decision has been made. At this time  $\overline{BUSY}$  goes HIGH (conversion is complete) indicating the successive approximation register contains a valid representation of the analog input. The  $\overline{RD}$  control (see the previous page for details) can then be exercised to activate the three-state buffers, placing data on the DBO - DB7 data output pins.  $\overline{RD}$  returning HIGH causes the clock oscillator to run for 1 cycle, providing an internal ADC reset (i.e. the SAR is loaded with code 10000000).



#### **DAC Circuit Details**

The current weighted D/A converter is a precision multiplying DAC. Figure 4. shows the functional diagram of the DAC as used in the MP7574. It consists of a precision thin film R/2R ladder network and 8 N-Channel MOSFET switches operated as single-pole-double-throw switches.

The currents in each 2R shunt arm are binarily weighted, i.e. the current in the MSB arm is VREF divided by 2R, in the second arm is VREF divided by 4R, etc. Depending on the DAC logic input (A/D output) from the successive approximation register, the current in the individual shunt arm is steered either to AGND or to the comparator summing point.




Figure 4. D/A Converter as Used in MP7574

#### **OPERATING THE MP7574**

#### **Application Hints**

- Timing & Control: In the MP7574 when a conversion is finished the fresh data must be read before a new conversion can be started. Failure to observe the timing restrictions of Figures 1, 2 or 3 may cause the MP7574 to change interface modes. For example, in the RAM mode, holding CS LOW too long after RD goes HIGH will cause a new convert start (i.e. the converter moved into the ROM mode).
- Logic Deglitching In µP Applications: Unspecified states on the address bus (due to different rise and fall times on the address bus) can cause glitches at the MP7574 CS or RD terminals. These glitches can cause unwanted convert start, read, or reset. The best way to avoid glitches is to gate the address decoding logic with RD or WR (8080) or VMA (6800) when in the ROM or RAM mode. When in the slowmemory mode, the ALE (8085) or SYNC (8080) signal should be used to latch the address.
- Input Loading at VREF. AIN and BOFS: To prevent loading errors
  due to the finite input resistance at the VREF, AIN or BOFS pins,
  low impedance driving sources must be used (i.e. op amp
  buffers or low output Z reference).

- 4. Ratiometric Operation: Ratiometric performance is inherent in A/D converters such as the MP7574 which use a multiplying DAC weighting network. However, the user should recognize that comparator limitations such as offset voltage, input noise and gain will cause degradation of the transfer characteristics when operating with reference voltages less than -10 V in magnitude.
- 5. Offset Correction: Offset error in the transfer characteristic can be trimmed by offsetting the buffer amplifier which drives the MP7574 A<sub>IN</sub> pin (pin 4). This can be done either by summing a cancellation current into the amplifier's summing junction, or by tapping a voltage divider between V<sub>DO</sub> and V<sub>REF</sub> and applying the tap voltage to the amplifier's positive input.
- Analog and Digital Ground: It is recommended that AGND and DGND be connected locally to prevent the possibility of injecting noise into the MP7574. In systems where the AGND - DGND connection is not local, connect back-toback diodes (IN914 or equivalent) between the MP7574 AGND and DGND pins.
- Initialization After Power Up: Execute a memory READ to the MP7574 address location, and subsequently ignore the data. The MP7574 is internally reset when reading out data.



#### **CLOCK OSCILLATOR**

The MP7574 has an internal asynchronous clock oscillator which starts upon receipt of a convert start command, and stops when conversion is complete.

The clock oscillator requires an external R and C as shown in Figure 5. Nominal conversion time versus R<sub>CLK</sub> and C<sub>CLK</sub> is shown in Figure 6. The curves shown in Figure 6 are applicable

when operating in the RAM or slow-memory interface modes. When operating in the ROM interface mode, add 2µs to the typical conversion time values shown.

The MP7574 is guaranteed to provide transfer accuracy to published specifications for conversion times down to 20µs, as indicated by the unshaded region of *Figure 6*. Conversion times faster than 20µs can cause transfer accuracy degredation.

### **OPERATION WITH EXTERNAL CLOCK**

For applications requiring conversion time close to or equal to 15µs, an external clock is recommended. Using an external clock includes the possibility of converting faster than 15µs (which can cause transfer accuracy degradation) due to temperature drift - as may be the case when using the internal clock oscillator.

Figure 7. shows how the external clock must be connected. The  $$\overline{\rm BUSY}$$  output of the MP7574 is connected to the three-state enable input of a 74125 three-state buffer. R1 is used as a pullup, and can be between 6K $\Omega$  and 100K $\Omega$ . A 500kHz clock will provide a conversion time of 15 $\mu s$ .

The external memory clock should be used only in the static RAM or slow memory interface mode, and not in the ROM mode.




Figure 5. Connecting RCLK and CCLK to CLK Oscillator




Figure 6. Typical Conversion
Time vs. Temperature
for Different RCLK and CCLK
(Applicable to RAM and Slow-Memory Modes.
For ROM Mode add 2µs to values shown)






Figure 7. External Clock Operation (Static RAM and Slow-Memory Mode)

Timing constraints for external clock operation are as follows:

#### Static RAM Mode

- 2. A data READ can be initiated any time after BUSY = 1.

### Slow Memory Mode

 When initiating a conversion, CS and RD should go LOW on a positive clock edge to provide optimum settling time for the MSB.

#### UNIPOLAR BINARY OPERATON

Figure 8. and Figure 9. show the analog circuit connections and typical transfer characteristic for unipolar operation. A REF01 or REF02 is used as the -10 V reference.

Calibration is as follows:

OFFSET: Offset must be trimmed out in the signal conditioning circuitry used to drive the signal input terminal.

- Apply 39.1 mW (1 LSB) to the input of the buffer amplifier used to drive R1 (i.e. +39.1 mW at R1).
- While performing continuous conversions, adjust the offset potentiometer (described above) until DB7 - DB1 are LOW and the LSB (DB0) flickers.

Gain (Full Scale): Offset adjustment must be performed before gain adjustment.

- Apply -9.961 V to the input of the buffer amplifier used to drive R1 (i.e. +9.961 V at R1).
- While performing continuous conversions, adjust trim pot R2 until DB7 DB1 are HIGH and the LSB (DB0) flickers.





Figure 8. MP7574 Unipolar (0 V to +10 V)
Operation
(Output Code is Straight Binary)



input Voltage, Volts (Referred to Analog Ground)

Note: Approximate Bit Weights are Shown for Illustration. Bit Weight for a -10 V Reference is  $\sim 39.1$ mV.

Figure 9. Nominal Transfer Characteristic for Unipolar Circuit of Figure 8.

## **Bipolar (Offset Binary) Operation**

Figure 10. and Figure 11. illustrate the analog circuitry and transfer characteristic for bipolar operation. Output coding is offset binary. As in unipolar operation, offset correction can be performed at the buffer amplifier used to drive the signal input terminals of Figure 10. (resistors R8, R9 and R10 in Figure 10. show how offset trim can be done at the buffer amplifier.)

#### Calibration is as follows:

- Adjust R6 and R7 for minimum resistance across the potentiometers.
- 2. Apply +10.000 V to the buffer amplifier used to drive the signal input (i.e. -10.000 V at R6).
- While performing continuous conversions, trim R6 or R7 (whichever required) until DB7 – DB1 are LOW and the LSB (DB0) flickers.
- Apply 0 V to the buffer amplifier used to drive the signal input terminals.
- Doing continuous conversions, trim the offset circuit of the buffer amplifier until the ADC output code flickers between 01111111 and 10000000.
- Apply +10.000 V to the input of the buffer amplifier (i.e. -10.000 V as applied to R6.)

- Doing continuous conversions, trim R2 until DB7 DB1 are LOW and the LSB (DB0) flickers.
- Apply –9.92 V to the input of the buffer amplifier (i.e. +9.92 V at the input side of R6.)
- If the ADC output code is not 111111110 +1 bit, repeat the calibration procedure.





Figure 10. MP7574 Bipolar (-10 V to +10 V)
Operation
(Output Code is Offset Binary)



Input Voltage, Volts (Referred to Analog Ground) Note: Approximate Bit Weights are Shown for Illustration. Bit Weight for a  $\pm 10$  V Full Scale is  $\sim 78.1$  mV

Figure 11. Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 10.