Total Unadjusted Error at 85 °C: TL520 . . . ± 3/4 LSB MAX

TL521 . . . ± 1 LSB MAX TL522 . . . ± 1/2 LSB MAX

- 8-Bit Resolution
- Built-in 8-Input Analog Multiplexer
- Minimum Conversion Time:

TL520 . . . 70 μs TL521 . . . 100 μs

TL522 . . . 200 μs

- Ratiometric Conversion
- Guaranteed Monotonicity
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single-Supply Operation TL520, TL521 . . . 5 V TL522 . . . 3 V
- Low Power Consumption TL520, TL521 . . . 2.5 mW Typical TL522 . . . 0.3 mW Typical

N DUAL-IN-LINE PACKAGE (TOP VIEW) Vcc □1 U28∏ GND 27 START CONVERSION CLOCK 12 **1** 2 − 2 **1** 3 26 2 - 1 MSB DIGITAL 2-4 74 25 2 - 3 DIGITAL OUTPUTS 2-6 □5 **OUTPUTS** 24 2-5 23 2 - 7 LSB 2 - 8 | 6 OUTPUT ENABLE | 7 22 END OF CONVERSION 21 REF + REF - 18 INPUT 1 9 20 ADDRESS STROBE INPUT 2 10 19 ADDRESS A INPUT 3 111 18 ADDRESS B 17 ADDRESS C INPUT 4 12 INPUT 5 13 16 NPUT 8 INPUT 6 14 15 NPUT 7

description

The TL520, TL521, and TL522 are monolithic CMOS devices each with an 8-channel multiplexer, and 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to a comparator. The 8-bit A/D converter uses a binary-weighted capacitor array to implement the high-speed, successive-approximation conversion technique.

The comparison and conversion methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs and latched inputs to the multiplexer address decoder. The single 5-volt supply and low power requirements make the TL520 and TL521 especially useful for a wide variety of applications. The 3-volt and low power requirements make the TL522 especially useful for battery and LCD applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The TL520, TL521, and TL522 are characterized for operation from -40°C to 85°C.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	b.5 V
Positive reference input voltage range, VREF+ VREF -	
Negative reference input voltage range, VREF _ (see Note 1)	0.3 V to VREF+
Input voltage range: all other inputs	to V _{CC} + 0.3 V
Continuous total dissipation at 25 °C free-air temperature (see Note 2)	1250 mW
Operating free-air temperature range	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves, Section 2

Copyright © 1982 by Texas Instruments Incorporated


1083



7-67

Data Acquisition

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265



7-68

TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265 1083

TL520, TL521 recommended operating conditions

			TL520		TL521			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		3	5	5.5	3	5	5.5	٧
Positive reference voltage, VREF+		3		Vcc	3		Vcc	V
Negative reference voltage, VREF -		0		0.3	0		0.3	٧
Supply voltage relative to VREF+ (V	CC - VREF+)	0		1	0		1	٧
Analog input voltage (see Note 3)		V _{REF}		V _{REF} +	VREF -		V _{REF+}	>
High-level control input voltage, VIH	VCC ≥ 4.75 V	Vcc-1	.5		V _{CC} - 1.	5		
Low-level control input voltage, VIL	V _{CC} ≥ 4.75 V	1		1.5			1.5	· V
Clock frequency, fclock	VREF + = 5 V		260	370		200	260	kHz
	VREF + = 3 V		100			100		1 112
Conversion time, t _{CONV}	VCC = VREF+ = 5 V	70			100			μS
Duration of start pulse, tw(S)		100			100			ns
Duration of address strobe pulse, tw	(AS)	200			200			ns
Address setup time, t _{SU}		50			50			ns
Address hold time, th		50			50			ns
		8			8			clock
Input voltage hold time		ľ	0					periods
Operating free-air temperature, TA		-40		85	-40		85	°C

TL522 recommended operating conditions

			MIN	NOM	MAX	UNIT
		T _A = 0°C to 85°C	2.75	3	5.5	v
Supply voltage, V _{CC} (see Note 4)		$T_A = -40$ °C to 0 °C	3		5.5	L *
Positive reference voltage, VREF	+ (see Notes 3 and 4)		2.75		VCC	٧
Negative reference voltage, VRE			0		0.3	V
Supply voltage relative to VREF	VCC - VREF+	,	0		1	V
Analog input voltage (see Note 3			V _{REF} –		V _{REF+}	V
High-level control input voltage,			0.7 V _{CC}			V
Low-level control input voltage, '		1	-		0.3V _{CC}	V
Clock frequency, fclock	V _{REF+} = 5 V			100	260	kHz
	VREF + = 2.75 V ((see Note 4)		100	130	K I
Conversion time, t _{CONV} (see Note	5)		200			us
Duration of start pulse, tw(S)			600			ns
Duration of address strobe pulse	, tw(AS)		600			ns
Address setup time, t _{su}			200			ns
Address hold time, th			150			ns
Input voltage hold time		8			clock	
						period
Operating free-air temperature, T	Δ (see Note 4)		-40		85	°C

NOTES: 3. Analog input voltage greater than V_{REF+} converts as all highs and less than V_{REF-} converts as all lows.

4. For proper operation of TL522 at free-air temperatures ballow 0°Cr, V_{CC} and differential reference voltage (V_{REF+} - V_{REF-}) must never be less than 3 volts.

5. Conversion time is a function of clock frequency, with 200 μs corresponding to a maximum clock frequency of 130 kHz.

TL520, TL521 electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 4.5 \text{ V}$ to 5.25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Voн	High-level output voltage	$I_O = -360 \mu\text{A}$	4			V
VOL	Low-level output voltage	I _O = 1.6 mA			0.4	V
	Off-state (high-impedance	V ₀ = 5 V	Í		. 1	μА
loz	state) output current	$V_0 = 0$			1	μΑ.
to .	High-level control	$V_{I} = V_{CC} + 0.3 \text{ V}$	-		1	μА
'нн	input current	V = VCC + 5.5 V			'	μ.Α.
I	Low-level control	V _I = 0			- 1	μА
I _I L	input current	1 - 8			- '	μ.
	Peak analog input	V _{CC} = V _{REF+} = 5 V, V _I = 2.5 V				
I _{I(op)}	current (operating)	f _{clock} = 200 kHz, T _A = 25°C		<u>~</u> 5	-10	μΑ
	(see Note 6)	Clock = 200 KHz, TA = 25 C				
	Analog input	$V_{CC} = 5 V, \qquad V_{I} = 5 V$		10	200	пА
to an a	• '	$T_A = 25^{\circ}C$ $V_1 = 0$		- 10	- 200] ''`
l(stdby)	current (standby)	V _{CC} = 5 V, V ₁ = 5 V	-		1	
	(see Note 7)	$T_A = 85$ °C $V_I = 0$	İ		- 1	μΑ
	Supply current	REF+ and REF- terminals open,	İ	10	50	
Icc	(see Note 8)	f _{clock} = 200 kHz		10	50	μΑ
1	S	V _{CC} = V _{REF+} = 5 V, V _{REF-} = 0,		0.5	/ 1	
	Supply current plus	f _{clock} = 200 kHz		0.5		
ICC + IREF+	reference current	V _{CC} = V _{REF+} = 3 V, V _{REF-} = 0,				- mA
	(see Note 8)	f _{clock} = 100 kHz	0.1			

 † All typical characteristics are at V CC = 5 V and T A = 25 $^{\circ}$ C (unless otherwise specified)

NOTES: 6. II(op) is measured on a selected channel and decays exponentially during the first clock pulse.

7. Il(stdby) is measured on a selected channel with the clock input at 0 V.

8. Current increases linearly with frequency of the clock at the rate of approximately 10% per 100 kHz.

TL520, TL521 operating characteristics, T_A = $25\,^{\circ}$ C, V_{CC} = V_{REF+} = 5 V, V_{REF-} = 0, f_{clock} = 370 kHz for TL520 and 260 kHz for TL521 (unless otherwise noted)

PARAMETER		TEAT CONDITIONS	TL520			TL521		UNIT	
		TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNII
ksvs	Supply voltage sensitivity	VCC = V _{REF+} = 4.75 V to 5.25 V		0.05			0.05	,	%/V
	Linearity error (see Note 9)			±0.25			±0.5		LSB
	Origin error (see Note 9)			±0.25			±0.25		LSB
	Total unadjusted error (see Note 9)	$T_A = 25 ^{\circ}\text{C}$ $T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$		±0.25	±0.5 ±0.75		±0.5	± 1	LSB
ten	Output enable time	C _L = 50 pF		100	250		100		ns
^t dis	Output disable time	$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$		100	250		100		ns
[†] d(EOC-L)	Delay time, end-of- conversion output		0		100	0		100	ns

 ‡ Typical values for all except supply voltage sensitivity are at $V_{CC} = 5 \text{ V}.$

NOTE 9: All errors are measured with reference to an ideal straight-line transfer curve from 9.8 mV to 4.99 V with REF+ = VCC.

7

Data Acquisition

TL522 electrical characteristics over recommended operating free-eir temperature range, $V_{CC}=3~V$ to 5.25 V, $f_{clock}=125~kHz$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN TYP	MAX	UNIT
		I _O = -1 μA		V _{CC} -0.05		
Vон	High-level output voltage	V _{CC} = 2.75 V, T _A = 0°C to 85°C	10 = -0.1 mA,	2.35		v
		$I_0 = -0.36 \text{ mA},$	V _{CC} = 5 V			1
		$I_{O} = -1 \mu A$			0.05	
Vol	Low-level output voitage	V _{CC} = 2.75 V, T _A = 0°C to 85°C	I _O = 0.4 mA,		0.4	\ \
		V _{CC} = 5 V,	IO = 1.6 mA		0.4	1
	Off-state (high-impedance	V _{CC} = 5.25 V,	V _O = 5.5 V		1	Τ.
loz	state) output current		V _O = 0		- 1	μΑ
ΊΗ	High-level input current	V _{CC} = 5.25 V,	V ₁ = 5.5 V		1	μA
l _{IL}	Low-level input current	V _I = 0			- 1	μΑ
¹ (lop)	Peak analog input current	VCC = VREF + = 3 V,		- 5	- 10	μΑ
——————————————————————————————————————	(operating) (see Note 6)	f _{clock} = 125 kHz,		10	200	₩
	Analog input	V _{CC} = 3 V,	V _I = 3 V		- 200	- nA
(stdbv)	current	T _A = 25°C	V _I = 0	- 10	- 200	
·i(Stuby)	(see Note 7)	$V_{CC} = 3 V$	V ₁ = 3 V			μ A
		T _A = 85 °C	V ₁ = 0		- 1	₩.
lcc	Supply current from VCC1	REF + and REF - termina		10	50	μA
	Supply current plus	V _{CC} = V _{REF+} = 5 V, f _{clock} = 200 kHz	VREF - = 0,	0.5		١
ICC + IREF	reference current - (see Note 8)	VCC = VREF + = 3 V, fclock = 125 kHz	V _{REF} _ = 0,	0.1	0.2	m/
Ci	Input capacitance	***		10		pF
Co	Output capacitance	1		10		pF

NOTES: 6. I (op) is measured on a selected channel and decays exponentially during the first clock pulse.

7. Il(stdby) is measured on a selected channel with the clock input at 0 V.

8. Current increases linearly with frequency of the clock at the rate of approximately 10% per 100 kHz.

TL522 operating characteristics, $T_A = 25$ °C, $V_{REF+} = 3$ V to 5.5 V, $V_{REF-} = 0$, $f_{clock} = 130$ kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP†	MAX	UNIT
ksvs	Supply voltage sensitivity		0.05		%/V
	Linearity error (see Note 9)		±0.25		LSB
	Origin error (see Note 9)		±0.25		LSB
	Total unadjusted error	V _{CC} = 2.75 V, T _A = 0°C to 70°C	±0.25	±0.5	LSB
	(see Note 9)	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	±0.25	±0.5	LSB
ten	Output enable time	$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega$	0.7	1	μs
tdis	Output disable time	$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$	0.6	8.0	μS
	Delay time, end-of-			100	ns
td(EOC-L)	conversion output		"	100	'''

 † All typical values are at V_{CC} = 3 V, T_A = 25 °C (unless otherwise noted)

NOTE 9: All errors are measured with reference to an ideal straight-line transfer curve from 9.8 mV to 4.99 V with REF+ = VCC.

4-1---

PRINCIPLES OF OPERATION

timing diagram


The analog multiplexer selects 1 of 8 single-ended input channels as determined by the input address code. The address strobe transfers and latches the address into the decoder on the positive-going edge of the signal. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 8 clock periods. The conversion process may be interrupted by a new start pulse before the end of 24 clock periods. The previous data will be lost if a new start of conversion occurs before the 24th clock pulse. Continuous conversion may be accomplished by connecting the end-of-poonversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch S_C and all S_T switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all S_T and S_C switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF –. If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the reference voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF –. If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge shifting rather than a successive-approximation register (and reference D/A) to count and weigh the bits from MSB to LSB.



TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS TEXAS 75265

FIGURE 1-SIMPLIFIED MODEL OF THE SUCCESSIVE-APPROXIMATION SYSTEM

1183

$$\frac{D_{out}}{2^8} = \frac{V_{in}}{V_{REF+} - V_{REF-}}$$

where

Dout = decimal value of binary output word


Vin = analog input voltage

VREF + = positive reference voltage = VCC
VREF - = negative reference voltage = VGND

Latchup may overheat and destroy the device and may occur by either of two kinds of circumstances: out of range reference voltages or by incorrect power-up sequence. VREF + should not be more positive than VCC by more than 300 millivolts or VREF - should not be more negative than GND by more than 300 millivolts. Apply VCC before either of the reference voltages. The advantage of the compressed reference potential is that the full 8-bit resolution applies to be compressed voltage range (Figure 4). However, the cautions mentioned above must be observed. Operation at voltages down to VCC = 3 volts is possible but limits the frequency to 100 kilohertz maximum and thus conversion time to 260 microseconds minimum. Interface for the common microprocessors is shown in Figure 2.

MICROPROCESSOR INTERFACE TABLE

PROCESSOR	READ	WRITE	INTERRUPT (COMMENT)
TMS7000	RD	WR	EINT
TMS9900	MEMEN	WE	INTREQ
8080	MEMR	MEMW	INTR (Thru RST Circuit)
8085	RD	WR	INTR (Thru RST Circuit)
Z-80	RD	WR	INT (Thru RST Circuit, Mode 0)
SC/MP	NRDS	NWDS	SA (Thru Sense A)
6800	VMA +2 R/W	VMA + 2 R/W	IRQA or IRQB (Thru PIA)



[†] The full-scale value of the analog input voltage can be shifted between 3 volts and 6.5 volts by varying V_{REF} and V_{CC}, but only 5 volts guarantees TTL compatibility.

FIGURE 2 - TYPICAL MICROPROCESSOR APPLICATION

1183

7-74

Data Acquisition

Texas Instruments

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

TYPICAL APPLICATION INFORMATION




FIGURE 3 - RATIOMETRIC SYSTEM




FIGURE 4-COMPRESSED RATIOMETRIC SYSTEM

Data Acquisition
