Quad TTL to MECL Translator


The MC10124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The MC10124 has TTL compatible inputs, and MECL complementary open—emitter outputs that allow use as an inverting/ non–inverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a MECL low logic state and all inverting outputs to a MECL high logic state.

Power supply requirements are ground, +5.0 Volts, and -5.2 Volts. Propagation delay of the MC10124 is typically 3.5 ns. The dc levels are standard or Schottky TTL in, MECL 10,000 out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by the MC10115 or MC10116 differential line receivers. The MC10124 is useful in computers, instrumentation, peripheral controllers, test equipment, and digital communications systems.

P_D = 380 mW typ/pkg (No Load) tpd = 3.5 ns typ (+ 1.5 Vdc in to 50% out) t_f, t_f = 2.5 ns typ (20%–80%)

LOGIC DIAGRAM



Gnd = PIN 16 V_{CC} (+5.0Vdc) = PIN 9 V_{FF} (-5.2Vdc) = PIN 8

MC10124



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits							
			-30°C		+25°C			+85°C		1
			Min	Max	Min	Тур	Max	Min	Max	Unit
Negative Power Supply Drain Current	ΙΕ	8		72			66		72	mAdo
Positive Power Supply Drain Current	ІССН	9		16			16	<u> </u>	18	mAdc
	ICCL	9		25			25		25	mAdo
Reverse Current	l _R	6 7		200 50			200 50		200 50	μAdc
Forward Current	ΙF	6 7		-12.8 -3.2			-12.8 -3.2	_	-12.8 -3.2	mAdc
Input Breakdown Voltage	BVin	6 7	5.5 5.5		5.5 5.5			5.5 5.5		Vdc
Clamp Input Voltage	VI	6 7		-1.5 -1.5			-1.5 -1.5		-1.5 -1.5	Vdc
High Output Voltage	Vон	1 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Low Output Voltage	V _{OL}	1 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
High Threshold Voltage	VOHA	1 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Low Threshold Voltage	VOLA	1 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load)									<u> </u>	ns
Propagation Delay (+3.5Vdc to 50%) ¹	t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+	1 1 1 3 3	1.5 1.0 1.5 1.0 1.5	6.8 6.0 6.8 6.0 6.8 6.0	1.0 1.0 1.0 1.0 1.0	3.5 3.5 3.5 3.5 3.5 3.5	6.0 6.0 6.0 6.0 6.0 6.0	1.0 1.5 1.0 1.5 1.0 1.5	6.0 6.8 6.0 6.8 6.0 6.8	113
Rise Time (20 to 80%)	t ₁₊	1	1.0	4.2	1.1	2.5	3.9	1.1	4.3	
Fall Time (20 to 80%)	t ₁ _	1	1.0	4.2	1.1	2.5	3.9	1,1	4.3	

See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.

3

ELECTRICAL CHARACTERISTICS (continued)

	@ Test Te	mperature	VIH	V _{iLmax}	VIHΑ'	VILA'	٧ _F	
		-30°C	+4.0	+0.40	+2.00	+1.10	+0.40	
		+25°C	+4.0	+0.40	+1.80	+1.10	+0.40	
		+85°C	+4.0	+0.40	+1.80	+0.90	+0.40	
	Symbol	Pin Under Test	TEST VO					
Characteristic			VIH	V _{ILmax}	VIHA'	VILA'	٧F	Gnd
Negative Power Supply Drain Current	ΙE	8						16
Positive Power Supply Drain	'ссн	9	5,6,7,10,11					16
Current	ICCL	9						5,6,7,10,11,16
Reverse Current	IR	6 7					5,7,10,11 6	16 16
Forward Current	lF	6 7	5,7,10,11 6				6 7	16 16
Input Breakdown Voltage	BVin	6 7						5,7,10,11,16 6,16
Clamp Input Voltage	VI	6 7						16 16
High Output Voltage	VOH	1 3	6,7	6,7				16 16
Low Output Voltage	VOL	1 3	6,7	6,7				16 16
High Threshold Voltage	VOHA	1 3	6 6		7	7		16 16
Low Threshold Voltage	VOLA	1 3	6 6		7	7		16 16
Switching Times (50Ω Load)			+6.0 V	Pulse In	Pulse Out			+2.0 V
Propagation Delay (+3.5Vdc to 50%)1	t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+	1 1 1 1 3 3	7 7 6 6 6 6	6 6 7 7 7	1 1 1 1 3 3			16 16 16 16 16 16
Rise Time (20 to 80%)	t ₁₊	1	6	7	1			16
Fall Time (20 to 80%)	t ₁	1 _	6	7	1			16

^{1.} See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.


ELECTRICAL CHARACTERISTICS (continued)

			TEST VO	LTAGE VAL	JES (Volts)	(n		
•	@ Test Te	mperature	٧R	Vcc	VEE	l ₁	lin	1
		-30°C	+2.40	+5.00	-5.2	-10	+1.0	1
		+25°C	+2.40	+5.00	-5.2	-10	+1.0	1
		+85°C	+2.40	+5.00	-5.2	-10	+1.0	1
	Symbol	Pin Under Test	TEST V	1				
Characteristic			VR	Vcc	VEE	l lı	lin	Gnd
Negative Power Supply Drain Current	ĮΕ	8		9	8	<u> </u>		16
Positive Power Supply Drain	Іссн	9		9	8			16
Current	ICCL	9		9	8		†—-	5,6,7,10,11,16
Reverse Current	l _R	6 7	6 7	9 9	8 8			16 16
Forward Current	lF	6 7		9	8 8			16 16
Input Breakdown Voltage	BVin	6 7		9	8 8		6 7	5,7,10,11,16 6,16
Clamp Input Voltage	. V _I	6 7		9	8	6 7		16 16
High Output Voltage	Vон	1 3		9	8			16 16
Low Output Voltage	VOL	1 3		9	8 8			16 16
High Threshold Voltage	Vона	1 3		9	8 8			16
Low Threshold Voltage	VOLA	1 3		9	8 8			16 16
Switching Times $(50\Omega \text{ Load})$				+7.0 V	-3.2 V			+2.0 V
Propagation Delay	t ₆₊₁₊	1		9	8			16
(+3.5Vdc to 50%) ¹	t6-1-	1 [9	8		ŀ	16
	^t 7+1+	1 1		9	8			16
	^t 7–1–	1		9	8			16
	t7+3-	3		9	8		1	16
Rise Time (20 to 80%)	t7–3+			9	8			16
(== 15 55.5)	t ₁₊	1		9	8			16
Fall Time (20 to 80%)	t ₁ _	1		9	8		1	16

See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

SWITCHING TIME TEST CIRCUIT



NOTE: All power supply and logic levels are shown shifted 2 volts positive.

3