

SANYO

No.1039C

LC 7815

2-Pole 4-Position Analog Function Switch


The LC7815 is a 2-pole 4-position analog function switch with 2 built-in C-MOS analog switches (LC4066 type). A soft touch of a button enables switchover of the input signal source of an audio amplifier.

Use

Function switchover of amplifier, receiver, etc. (2 poles 4 positions)


Features

1. Good distortion characteristic because of built-in analog switches of LC4066 type. Distortion 0.01 % max./ $V_{in} = 1V_{rms}$, $V_{DD} = 15$ to $18V$
2. Capable of outputting audio muting control signal to minimize noise to be generated at the time of switchover
3. Built-in controller for tape monitor switchover (using LC4066B together)
4. Built-in driver for LED which displays function mode, tape monitor mode
5. Since control input can be operated from + supply alone when using dual supplies, interface with other circuits can be achieved easily.
6. Since audio muting control signal can be triggered independently from external pin ($MUTE_{in}$); audio muting at the time of return from backup can be achieved easily.
7. Control input pin (**RESET**) to be used for turning OFF all analog switches
8. Backup can be performed easily because of C-MOS structure. (Backup voltage: 3 V min.)
9. Operating voltage: 4.5 to 18.0 V/single supply, ± 4.5 to ± 9.0 V/dual supplies
10. Package: DIP-28 (Shrink type)

Pin Assignment

The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced. The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringements of patents or other rights of third parties which may result from its use.

Case Outline 3029A-D28SIC
(unit: mm)




SANYO: DIP28S

Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Overseas Marketing Div.
Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN

7128YT/8064KI/4204KI, TS ★ No.1039-1/8

Equivalent Circuit Block Diagram




Pin Description


Pin Name	Pin No.	Type of Input/Output	Pin Functions																									
V _{DD} V _{SS} V _{EE}	28 9 20		• Power supply pins Single supply (+): V _{SS} =V _{EE} =GND Dual supplies (+-): V _{SS} =GND, V _{EE} =(-)V																									
A _{in} , B _{in} , C _{in} , D _{in}	2, 3, 4, 5		• Specified input pins for turning ON individual analog switches • Priority order of simultaneous push (A _{in} > B _{in} > C _{in} > D _{in}) • Prevention of malfunction attributable to pulse noise (Pulse width is discriminated by muting delay time.)																									
A _{out} , B _{out} , C _{out} , D _{out}	27, 26, 25, 24		• Output of driver for LED which displays ON state corresponding to individual analog switches • N channel open drain (Source is connected to V _{EE})																									
A ₁ , B ₁ , C ₁ , D ₁ A ₂ , B ₂ , C ₂ , D ₂ COM 1 COM 2	10, 11, 12, 13 19, 18, 17, 16 14 15		• A to D: Audio signal input pins • COM: Audio signal output pins • Signal inputs (A to D) conduct according to signal inputs (A _{in} to D _{in}) as follows: <table border="1"><thead><tr><th>COM output</th><th>A_{in}</th><th>B_{in}</th><th>C_{in}</th><th>D_{in}</th></tr></thead><tbody><tr><td>A_{in}</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>B_{in}</td><td>*</td><td>1</td><td>0</td><td>0</td></tr><tr><td>C_{in}</td><td>*</td><td>*</td><td>1</td><td>0</td></tr><tr><td>D_{in}</td><td>*</td><td>*</td><td>*</td><td>1</td></tr></tbody></table> *: Don't care.	COM output	A _{in}	B _{in}	C _{in}	D _{in}	A _{in}	1	0	0	0	B _{in}	*	1	0	0	C _{in}	*	*	1	0	D _{in}	*	*	*	1
COM output	A _{in}	B _{in}	C _{in}	D _{in}																								
A _{in}	1	0	0	0																								
B _{in}	*	1	0	0																								
C _{in}	*	*	1	0																								
D _{in}	*	*	*	1																								
TM _{in}	6		• Input pin for specifying tape monitor mode ON/OFF • Rise of input signal is detected; monitor mode ON/OFF are inverted to monitor mode OFF/ON respectively.																									
TMCTL	22		• Output pin for controlling external analog switch (LC4066B) for tape monitor • Source of N channel transistor of complementary buffer output is connected to V _{EE} .																									
TM _{out}	23		• Output pin for driver for LED which displays tape monitor state as well as external analog switch (LC4066B) for tape monitor • TM _{out} is opposite in polarity to TMCTL.																									
MUTE _{in}	8		• Input pin for forcing audio muting control signal (MUTE) to be triggered externally • If fixed at 'L' level, MUTE output becomes 'H' level.																									
MUTE	21		• Output pin for audio muting control signal • Signal with pulse width to be determined by external constant at CR pin is output at the time of function switchover or MUTE _{in} input.																									
CR	1		• CR time constant pin for determining time interval of audio muting control signal • Time lag (muting delay) between muting signal rise and analog switch switchover depends on C·R _S time constant at the time of transistor ON.																									
RESET	7		• Input pin for turning OFF all analog switches and resetting tape monitor flip-flop ('L' level active)																									

Sample Application Circuits

1. Dual-supply operation/without tape monitor function




2. Dual-supply operation/with tape monitor function



Connect a capacitor
when using in the sur-
roundings with much
noise.


3. Single-supply operation




For using tape monitor function,
make connection as shown in 2 above.

4. Backup


(1) Dual-supply operation



(2) Single-supply operation




5. Muting



Function switchover

Return from backup

Absolute Maximum Ratings/ $T_a = 25 \pm 2^\circ\text{C}$

Maximum Supply Voltage	V_{DD} max	$V_{SS} - 0.3 \sim V_{EE} + 20$	unit
	V_{EE} max	$V_{DD} - 20 \sim V_{SS} + 0.3$	V
Output Current	I_{OUT}	$A_{out}, B_{out}, C_{out},$ D_{out}, TM_{out}	30
			mA
Output Voltage	V_{OUT}	$A_{out}, B_{out}, C_{out},$ D_{out}, TM_{out}	$V_{EE} - 0.3 \sim V_{DD} + 0.3$
			V
Voltage Difference at Analog Switch ON	ΔV_{on}	Switch ON	0.5
			V
Allowable Power Dissipation	P_{dmax}	$T_a \leq 85^\circ\text{C}$	350
			mW
Operating Temperature	T_{opg}		$-40 \sim +85$
			$^\circ\text{C}$
Storage Temperature	T_{stg}		$-40 \sim +125$
			$^\circ\text{C}$

Allowable Operating Conditions/ $T_a = -40 \sim +85^\circ\text{C}$

Characteristic	Symbol	Pin No.	Conditions	min	typ	max	unit
Supply Voltage	V_{DD1}	$V_{DD}(28)$	$V_{EE} \leq V_{SS}$	$V_{SS} + 4.5$		$V_{EE} + 18$	V
	V_{EE}	$V_{EE}(20)$	$V_{DD} \geq V_{SS} + 4.5$	$V_{DD} - 18$		V_{SS}	V
	V_{DD2}	$V_{DD}(28)$	Backup, $V_{EE} \leq V_{SS}$	$V_{SS} + 3$		$V_{SS} + 18$	V
'H' Level Input Voltage	V_{IH1}	$A_{in}(2) \sim D_{in}(5),$ $RESET(7), MUTE_{in}(8)$		$0.75V_{DD}$		V_{DD}	V
	V_{IH2}	$TM_{in}(6)$		$0.8V_{DD}$		V_{DD}	V
'L' Level Input Voltage	V_{IL1}	$A_{in}(2) \sim D_{in}(5),$ $RESET(7), MUTE_{in}(8)$		V_{SS}		$0.25V_{DD}$	V
	V_{IL2}	$TM_{in}(6)$		V_{SS}		$0.2V_{DD}$	V
Analog Switch Input Voltage	V_{IN}	$A_1(10) \sim D_1(13),$ $A_2(19) \sim D_2(16)$		V_{EE}		V_{DD}	V
External Capacitance for Muting Timer	C	CR(1)				10	μF
External Resistance for Muting Timer	R	CR(1)	$V_{DD} - V_{SS} = 4.5\text{V}$	40		100	$\text{k}\Omega$
			$V_{DD} - V_{SS} \geq 9\text{V}$	100		300	$\text{k}\Omega$
Input Receiving Pulse Width	T_{IN}	$A_{in}(2) \sim D_{in}(5),$ $TM_{in}(6)$	$V_{DD} = 9\text{V}, C = 3.3\mu\text{F},$ $R = 220\text{k}\Omega$	120			ms

Electrical Characteristics/ $T_a=25 \pm 2^\circ\text{C}$, $V_{SS}=0\text{V}$

Characteristic	Symbol	Pin No.	Conditions	min	typ	max	unit
'H' Level Output Voltage	VOH1	TMCTL(22)	$I_{OH}=-0.1\text{mA}$ $V_{DD}=4.5\sim 18\text{V}$	$0.8V_{DD}$		V_{DD}	V
	VOH2	MUTE(21)	$I_{OH}=-0.4\text{mA}$, $V_{DD}=4.5\text{V}$	$V_{DD}-1.5$		V_{DD}	V
			$I_{OH}=-0.4\text{mA}$, $V_{DD}=9\text{V}$	$V_{DD}-0.5$		V_{DD}	V
'L' Level Output Voltage	VOL1	TMCTL(22)	$I_{OL}=0.1\text{mA}$	V_{EE}		$0.2 \times (V_{DD}-V_{EE})$	V
	VOL2	MUTE(21)	$I_{OL}=0.4\text{mA}$, $V_{DD}=4.5\text{V}$	0		1.5	V
			$I_{OL}=0.4\text{mA}$, $V_{DD}=9\text{V}$	0		0.5	V
	VOL3	$\overline{A_{out}}(27)$ to $\overline{D_{out}}(24)$, $\overline{TM_{out}}(23)$	$I_{OL}=7\text{mA}$, $V_{DD}-V_{EE}=4.5\text{V}$	V_{EE}		$V_{EE}+2$	V
			$I_{OL}=30\text{mA}$, $V_{DD}-V_{EE}=9\text{V}$	V_{EE}		$V_{EE}+4$	V
			$I_{OL}=30\text{mA}$, $V_{DD}-V_{EE}=18\text{V}$	V_{EE}		$V_{EE}+2$	V
Analog Switch ON Resistance	R_{on}	$A_1(10)$, $B_1(11)$, $C_1(12)$, $D_1(13)$, $COM1(14)$, $A_2(19)$, $B_2(18)$, $C_2(17)$, $D_2(16)$, $COM2(15)$	$I=1\text{mA}$, $V_{DD}-V_{EE}=4.5\text{V}$		400		Ω
			$I=1\text{mA}$, $V_{DD}-V_{EE}=9\text{V}$		120		Ω
			$I=1\text{mA}$, $V_{DD}-V_{EE}=18\text{V}$		80		Ω
'H' Level Input Current	I_{IH1}	$A_{in}(2)$, $B_{in}(3)$, $C_{in}(4)$, $D_{in}(5)$, $TM_{in}(6)$	$V_{DD}=9\text{V}$, $V_{IN}=V_{DD}$	20		90	μA
'L' Level Input Current	I_{IH2}	$MUTE_{in}(8)$	$V_{IN}=V_{DD}=18\text{V}$			10	μA
	I_{IL1}	$RESET(7)$	$V_{DD}=9\text{V}$, $V_{IN}=V_{DD}$	-90		-20	μA
	I_{IL2}	$MUTE_{in}(8)$	$V_{IN}=V_{SS}$	-10			μA
Input/Output OFF Leak Current	I_{OFF1}	$\overline{A_{out}}(27) \sim \overline{D_{out}}(24)$ $\overline{TM_{out}}(23)$	Output transistor OFF $V_o=V_{EE}+18\text{V}$			10	μA
	I_{OFF2}	$CR(1)$	Output transistor OFF $V_o=V_{SS}+18\text{V}$			3	μA
	I_{OFF3}	$A_1(10) \sim D_1(13)$, $COM1(14)$, $A_2(19) \sim D_2(16)$, $COM2(15)$	Analog switch OFF $V_{IN}=V_o=V_{EE}$ to 18V	-10		10	μA
Input Floating Voltage	V_{IF1}	$A_{in}(2) \sim D_{in}(5)$, $TM_{in}(6)$	$V_{DD}=4.5$ to 18V			0.75	V
	V_{IF2}	$RESET(7)$	$V_{DD}=4.5$ to 18V		$V_{DD}-0.75$		V
Total Harmonic Distortion	THD1	$COM1(14)$, $COM2(15)$	$V_{IN}=1\text{Vrms}$, $f=1\text{kHz}$, $V_{DD}-V_{EE}=15$ to 18V , Refer to Fig. 1.			0.01	%
	THD2	$COM1(14)$, $COM2(15)$	$V_{IN}=0.1\text{Vrms}$, $f=1\text{kHz}$, $V_{DD}-V_{EE}=4.5\text{V}$, Refer to Fig. 1.			0.05	%
Feedthrough (Switch OFF)	FTH	$A_1(10)$ to $COM1(14)$	$V_{DD}-V_{EE}=18\text{V}$, $f=10\text{kHz}$, $V_{in}=0.77\text{Vrms}$, Refer to Fig. 2.		55		dB
		$D_1(13)$					
		$A_2(19)$ to $COM2(15)$	$R_L=47\text{k}\Omega$				
Crosstalk	CT	$A_1(10)$ to $COM2(15)$	$V_{DD}-V_{EE}=18\text{V}$, $f=10\text{kHz}$, $V_{in}=0.77\text{Vrms}$, Refer to Fig. 3.		75		dB
		$D_1(13)$					
		$A_2(19)$ to $COM1(14)$	$R_L=47\text{k}\Omega$				
Muting period	$TM1$	MUTE(21)	$V_{DD}=9\text{V}$, Refer to Fig. 4. $C=3.3\mu\text{F} \pm 20\%$, $R=220\text{k}\Omega \pm 5\%$	350	580	1000	ms
	$TM2$	MUTE(21)	$V_{DD}=9\text{V}$, $C=3.3\mu\text{F} \pm 0\%$, $R=220\text{k}\Omega \pm 0\%$	450	580	800	ms

Continued on next page.

Continued from preceding page.

				min	typ	max	unit
Switch Switchover Delay Time	T_{SWD}	$A_{in}(2)$ to $D_{in}(5)$, $T_{Min}(6)$	$V_{DD}=9V$, Refer to Fig. 5. $C=3.3\mu F$, $R=220k\Omega$	30	50	120	ms
Supply Current	I_{DD1}	$V_{DD}(28)$	Operating, Refer to Fig. 6. $V_{DD}-V_{EE}=18V$			1000	μA
	I_{DD2}	$V_{DD}(28)$	Backup, $V_{DD}=5V$, $V_{SS}=V_{EE}$			3	μA

Fig. 1 Total harmonic distortion




Fig. 2 Feedthrough




Fig. 3 Crosstalk




Fig. 4 Muting period




Fig. 6 Supply current









Fig. 5 Switch switchover delay time

 T_M : Muting period T_{SWD} : Switch switchover delay time



DISCONTINUED PRODUCT