SLLS083B - NOVEMBER 1970 - REVISED MAY 1995

- Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-232-E and ITU Recommendation V.28
- Input Resistance . . . 3 kΩ to 7 kΩ Over Full EIA/TIA-232-E Voltage Range
- Input Threshold Adjustable to Meet Fail-Safe Requirements Without Using External Components
- Built-In Hysteresis for Increased Noise
 Immunity
- Inverting Output Compatible With TTL
- Output With Active Pullup for Symmetrical Switching Speeds
- Standard Supply Voltages . . . 5 V or 12 V

description

The SN75154 is a monolithic low-power Schottky line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by ANSI Standard EIA/TIA-232-E. Other applications are for relatively short, single-line, point-to-point data transmission and for level translators. Operation is normally from a single 5-V supply; however, a built-in option allows operation from a 12-V supply without the use of additional components. The output is compatible with most TTL circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the V_{CC1} terminal, even if power is being supplied via the alternate V_{CC2} terminal. This provides a wide hysteresis loop, which is the difference between the positive-going and negative-going threshold voltages. See typical characteristics. In this mode of operation, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

The SN75154 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




	D OR N PACKAGE (TOP VIEW)										
3T [• 1	16	V _{CC2} V _{CC1}								
2T [2	15] 4T								
1T [3	14									
1A [4	13] 1Y								
2A [5	12] 2Y								
3A [4A [6	11] 3Y								
GND	7	10] 4 î								
	8	9] R1†								

[†] For function of R1, see schematic

Copyright © 1995, Texas Instruments Incorporated

SLLS083B - NOVEMBER 1970 - REVISED MAY 1995


logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematic

logic diagram (positive logic)





[‡] When V_{CC1} is used, V_{CC2} may be left open or shorted to V_{CC1}. When V_{CC2} is used, V_{CC1} must be left open or connected to the threshold control pins.



SLLS083B - NOVEMBER 1970 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Normal supply voltage, V _{CC1} (see Note 1)	
Alternate supply voltage, V _{CC2}	
Input voltage, V _I	±25 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to network GND terminal.

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING								
D	950 mW	7.6 mW/°C	608 mW								
N	1150 mW	9.2 mW/°C	736 mW								
NS	625 mW	5.0 mW/°C	400 mW								

DISSIPATION RATING TABLE

recommended operating conditions

	MIN	NOM	MAX	UNIT
Normal supply voltage, V _{CC1}	4.5	5	5.5	V
Alternate supply voltage, V _{CC2}	10.8	12	13.2	V
High-level input voltage, VIH (see Note 2)	3		15	V
Low-level input voltage, VIL (see Note 2)	-15		-3	V
High-level output current, I _{OH}			-400	μΑ
Low-level output current, IOL			16	mA
Operating free-air temperature, T _A	0		70	°C

NOTE 2: The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic and threshold levels only, e.g., when 0 V is the maximum, the minimum limit is a more negative voltage.



SLLS083B - NOVEMBER 1970 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST FIGURE	TEST COND	DITIONS	MIN	түр†	МАХ	UNIT
\/	Positive-going input	Positive-going input Normal operation		0.8	2.2	3	V		
VIT+	threshold voltage	Fail-safe operation				0.8	2.2	3	v
\/. _	Negative-going input	Normal operation	1			-3	-1.1	0	V
VIT-	threshold voltage	Fail-safe operation				0.8	1.4	3	v
\ <i>\</i> .	Hysteresis voltage	Normal operation	1			0.8	3.3	6	V
V _{hys}	$(V_{IT+} - V_{IT-})$	Fail-safe operation				0	0.8	2.2	v
VOH	High-level output voltage		1	I _{OH} = -400 μA		2.4	3.5		V
VOL	Low-level output voltage		1	I _{OL} = 16 mA		0.29	0.4	V	
				$\Delta V_{I} = -25 \text{ V to } -14 \text{ V}$		3	5	7	
			$\Delta V_{I} = -14 V \text{ to } -3 V$ $\Delta V_{I} = -3 V \text{ to } 3 V$ $\Delta V_{I} = 3 V \text{ to } 14 V$		3	5	7		
ri	Input resistance	2			3	6	8	kΩ	
					3	5	7	1122	
				ΔV_{I} = 14 V to 25 V	/	3	5	7	
V _{I(open)}	Open-circuit input voltage		3	$I_I = 0$		0	0.2	2	V
los	Short-circuit output current [‡]		4	V _{CC1} = 5.5 V,	$V_{I} = -5 V$	-10	-20	-40	mA
ICC1	Supply current from V _{CC1}		5	V _{CC1} = 5.5 V,	T _A = 25°C		20	35	mA
ICC2	Supply current from V _{CC2}		V _{CC2} = 13.2 V,	T _A = 25°C		23	40	mA	


[†] All typical values are at $V_{CC1} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] Not more than one output should be shorted at a time.

switching characteristics, V_{CC1} = 5 V, T_A = 25°C, N = 10

	PARAMETER	TEST FIGURE	TEST CO	NDITIONS	MIN	TYP	МАХ	UNIT
^t PLH	Propagation delay time, low- to high-level output					11		ns
^t PHL	Propagation delay time, high- to low-level output	6	$C_{1} = 50 \text{ pc}$	R ₁ = 390 Ω		8		ns
t _{TLH}	Transition time, low- to high-level output	0	C _L = 50 pF,	KL = 390 32		7		ns
^t THL	Transition time, high- to low-level output					2.2		ns



SLLS083B - NOVEMBER 1970 - REVISED MAY 1995



NOTE A: For normal operation, the threshold controls are connected to V_{CC1}. For fail-safe operation, the threshold controls are open.

Figure 1



SLLS083B - NOVEMBER 1970 - REVISED MAY 1995

PARAMETER MEASUREMENT INFORMATION

dc test circuits[†]

TEST TABLE										
TEST	MEASURE	Α	Т	Y	V _{CC1}	V _{CC2}				
Open circuit input (feil acto)	VOH	Open	Open	ЮН	4.5 V	Open				
Open-circuit input (fail safe)	VOH	Open	Open	ЮН	Open	10.8 V				
	VOH	0.8 V	Open	ЮН	5.5 V	Open				
V _{IT +} min, V _{IT –} min (fail safe)	VOH	0.8 V	Open	ЮН	Open	13.2 V				
	VOH	Note A	VCC1	ЮН	5.5 V and T	Open				
V _{IT +} min (normal)	Voh	Note A	VCC1	ЮН	Т	13.2 V				
	VOH	-3 V	V _{CC1}	ЮН	5.5 V and T	Open				
V _{IL} max, V _{IT +} min (normal)	VOH	-3 V	V _{CC1}	ЮН	Т	13.2 V				
	VOL	3 V	Open	IOL	4.5 V	Open				
VIH min, VIT+ max, VIT_ max (fail safe)	VOL	3 V	Open	IOL	Open	10.8 V				
	VOL	3 V	VCC1	IOL	4.5 V and T	Open				
VIH min, VIT + max (normal)	VOL	3 V	VCC1	IOL	Т	10.8 V				
	VOL	Note B	VCC1	IOL	5.5 V and T	Open				
V _{IT} _max (normal)	VOL	Note B	V _{CC1}	IOL	Т	13.2 V				

NOTES: A. Momentarily apply -5 V, then 0.8 V.

B. Momentarily apply 5 V, then GND.




Figure 2. V_{IH} , V_{IL} , V_{IT+} , V_{IT-} , V_{OH} , V_{OL}


[†] Arrows indicate actual direction of current flow. Current into a terminal is a positive value.



SLLS083B - NOVEMBER 1970 - REVISED MAY 1995


PARAMETER MEASUREMENT INFORMATION

dc test circuits[†] (continued)




TEST TABLE											
T V _{CC1} V _{CC2}											
Open	5 V	Open									
Open	GND	Open									
Open	Open	Open									
VCC1	T and 5 V	Open									
GND	GND	Open									
Open	Open	12 V									
Open	Open	GND									
VCC1	Т	12 V									
VCC1	Т	GND									
VCC1	Т	Open									

Figure 3. Input Resistance




	TEST TABLE	
т	V _{CC1}	V _{CC2}
Open	5.5 V	Open
VCC1	5.5 V	Open
Open	Open	13.2 V
VCC1	Т	13.2 V





Each output is tested separately.

Figure 5. Output Short-Circuit Current




All four line receivers are tested simultaneously.

Figure 6. Supply Current

[†] Arrows indicate actual direction of current flow. Current into a terminal is a positive value.



SLLS083B - NOVEMBER 1970 - REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, $t_W \le 200$ ns, duty cycle $\le 20\%$.
 - B. CL includes probe and jig capacitance.
 - C. All diodes are 1N3064.

Figure 6. Test Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75154D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75154	Samples
SN75154DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75154	Samples
SN75154DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75154	Samples
SN75154N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75154N	Samples
SN75154NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75154	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*/	All dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN75154DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	SN75154NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75154DR	SOIC	D	16	2500	333.2	345.9	28.6
SN75154NSR	SO	NS	16	2000	367.0	367.0	38.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated