August 1986 Revised April 2000

DM74S74 **Dual Positive-Edge-Triggered D Flip-Flops** with Preset, Clear, and Complementary Outputs

General Description

FAIRCHILD


SEMICONDUCTOR

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Ordering Code:

Order Number	Package Number	Package Description			
DM74S74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow			
DM74S74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					

Connection Diagram



Function Table

Inputs				Outputs		
PR	CLR	CLK	D	Q	Q	
L	Н	Х	Х	Н	L	
н	L	Х	Х	L	н	
L	L	х	х	H*	H*	
н	н	\uparrow	н	н	L	
н	н	↑	L	L	н	
Н	н	L	Х	Q ₀	\overline{Q}_0	

H = HIGH Logic Level X = Either LOW or HIGH Logic Level

L = LOW Logic Level

 \uparrow = Positive-going Transition * = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to its inactive (HIGH) level.

 $\mathsf{Q}_0=\mathsf{The}$ output logic level of Q before the indicated input conditions were established.

© 2000 Fairchild Semiconductor Corporation DS006457

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.75	5	5.25	V	
V _{IH}	HIGH Level Input Voltage		2			V	
V _{IL}	LOW Level Input V	oltage			0.8	V	
I _{ОН}	HIGH Level Output Current				-1	mA	
I _{OL}	LOW Level Output Current				20	mA	
f _{CLK}	Clock Frequency (Note 2)		0	110	75	MHz	
f _{CLK}	Clock Frequency (Note 3)		0	95	65	MHz	
t _W	Pulse Width	Clock HIGH	6				
	(Note 2)	Clock LOW	7.3			ns	
		Clear LOW	7			115	
		Preset LOW	7				
t _W	Pulse Width	Clock HIGH	8				
	(Note 3)	Clock LOW	9			ns	
		Clear LOW	9			115	
		Preset LOW	9				
t _{SU}	Setup Time (Note 2)(Note 4)		3↑			ns	
t _{SU}	Setup Time (Note 3)(Note 4)		3↑			ns	
t _H	Input Hold Time (Note 2)(Note 4)		2↑			ns	
t _H	Input Hold Time (Note 3)(Note 4)		2↑			ns	
T _A	Free Air Operating Temperature		0		70	°C	

Note 2: $C_L = 15 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. **Note 3:** $C_L = 50 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 4: The symbol (1) indicates the rising edge at the clock pulse is used for reference.

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.2	V	
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	2.7	3.4		V	
	Output Voltage	V _{IL} = Max, V _{IH} = Min					
V _{OL}	LOW Level	$V_{CC} = Min, I_{OL} = Max$		0.5	0.5	v	
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$					
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
IIH	HIGH Level	V _{CC} = Max	D			50	
	Input Current	$V_{I} = 2.7V$	Clear			150	
			Preset			100	μA
			Clock			100	1
IIL	LOW Level	V _{CC} = Max	D			-2	1
	Input Current	$V_{I} = 0.5V$	Clear			-6	mA
		(Note 6)	Preset			-4	IIIA
			Clock			-4	1
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 7)		-40		-100	mA
Icc	Supply Current	V _{CC} = Max, (Note 8)	•		30	50	mA

Note 5: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 6: Clear is tested with preset HIGH and preset is tested with clear HIGH.

Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 8: With all outputs OPEN, I_{CC} is measured with the Q and \overline{Q} outputs HIGH in turn. At the time of measurement, the clock is grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

	Parameter	From (Input) To (Output)					
Symbol			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		75		65		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Preset to Q		6		9	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clear to \overline{Q}		6		9	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output (Clock HIGH)	Preset to \overline{Q}		13.5		17	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output (Clock LOW)	Preset to \overline{Q}		8		14	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output (Clock HIGH)	Clear to Q		13.5		16	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output (Clock LOW)	Clear to Q		8		13	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or \overline{Q}		9		12	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or \overline{Q}		9		14	ns

DM74S74

