- Full-Carry Look-Ahead Across the Four Rits
- Systems Achieve Partial Look-Ahead Performance with the Economy of Ripple Carry
- Supply Voltage and Ground on Corner Pins to Simplify P-C Board Layout

#### TYPICAL ADD TIMES

	TWO	TWO	TYPICAL POWER
	8-BIT	16-BIT	DISSIPATION
TYPE	WORDS	WORDS	PER ADDER
'283	23ns	43ns	310 mW
'LS283	25ns	45ns	95 mW
'S283	15ns	30ns	510 mW

#### description

The '283 and 'LS283 adders are electrically and functionally identical to the '83A and 'LS83A, respectively; only the arrangement of the terminals has been changed. The 'S283 high performance versions are also functionally identical.

These improved full adders perform the addition of two 4-bit binary words. The sum  $(\Sigma)$  outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look-ahead across all four bits generating the carry term in ten nanoseconds, typically, for the '283 and 'LS283, and 7.5 nanoseconds for the 'S283. This capability provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form. End around carry can be accomplished without the need for logic or level inversion.

Series 54, Series 54LS, and Series 54S circuits are characterized for operation over the full temperature range of -55°C to 125°C. Series 74, Series 74LS, and Series 74S circuits are characterized for 0°C to 70°C operation.

SN54283, SN54LS283... J OR W PACKAGE SN54S283... J PACKAGE SN74283... N PACKAGE SN74LS283, SN74S283... D OR N PACKAGE (TOP VIEW)

Σ2 1 1 16 VCC

B2 2 15 B3

A2 3 14 A3

Σ1 4 13 Σ3

A1 5 12 A4


B1 6 11 B4

SN54LS283, SN54S283 . . . FK PACKAGE (TOP VIEW)

CO

**GND** 

10 🔲 Σ4



NC - No internal connection

#### **FUNCTION TABLE**

						OUT	PUT		
1				WHE	N		WHE	N	
1	INF	TU		C0 =	٧ ا		C0 =	н/	
1				/	/ W	HEN		/ W	HEN
				4		2 - L	/		2 - H
A1/	B1/	A2/	B2/	٤1/	Σ2/	C2/	Σ1/	Σ2/	C2/
Z.A.	V 83	/ A4	<b>/ 84</b>	∠ Σ3	<u>Σ4</u>	<u> </u>	<u> </u>	24	/ C4
L	L	L	L	L	L	L	н	,L	L
н	L	L	L	н	L	L	L	н	L
L	H	L	L	н	L	L	L	н	L
H	н	L	L	L	н	L.	н	н	L
L	L	н	L	L	н	L	н	н	L
Н	١.	н	L	н	н	L	L	L	н
L	н	н	L	н	н	L	L	L	н
H	Н	н	L	L	L	н	н.	L	н
L	L	L	н	L	н	L	н	44	L
H	1 L	L	н	н	н	L	L	L	н
L	н	L	н	H	н	L	L	L	н
Н	Н	L	н	L	L	н	н	L	н
L	L	Н	н	L	L	н	н	L	н
н	L	н	н	н	L	н	L	Н	н
L	н	н	н	н	L	н	L	Н	н
Н	Н	Н	н	ا د	н	н	н	н	Н


H = high level, L = low level

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.



SDLS095A - OCTOBER 1976 - REVISED MARCH 1988


## logic symbol†



 $<sup>^{\</sup>dagger}\text{This}$  symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

### logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.

# schematics of inputs and outputs



'LS283



EQUIVALENT OF EACH INPUT

VCC

2.8 k\(\Omega\) NOM

INPUT

OUTPUT

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .																					7V
Input voltage: '283, 'S283									٠.												5.5V
'LS283																					7V
Interemitter voltage (see Note 2) .																					5.5V
Operating free-air temperature range:	;	SN5	42	83,	SN	54	LS2	283	, S	N5	452	83						5	5°(	Cto	125°C
		SN7	42	83,	SN	74	LS2	283	8, S	N7	452	283							0	°C 1	to <b>70°C</b>
Storage temperature range																		6	5°	C to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '283 and 'S283 only between the following pairs: A1 and B1, A2 and B2, A3 and B3, A4 and B4.



## recommended operating conditions

			SN5428	3	SN74283			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High level autout august 1	Any output except C4			-800			-800	
High-level output current, IOH	Output C4	·		-400			- 400	μА
Law level autout autout	Any output except C4			16			16	
Low-level output current, IOL	Output C4		,	8			8	mA
Operating free-air temperature, TA		55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	ETED	TEST CO	NDITIONS†		SN5428	3		SN7428	3	
	FARAIN	EIEN	1231 CO	NDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input volt	age			2			2			V
VIL	Low-level input volt	age					0.8			0.8	V
VIK	Input clamp voltage		VCC = MIN,	I <sub>I</sub> = -12 mA			-1.5			-1.5	V
V <sub>ОН</sub>	High-level output vo	ltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = MAX	2.4	3.6		2.4	3.6	,	v
VOL	Low-level output vo	tage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,			0.2	0.4		0.2	0.4	v
l <sub>l</sub>	Input current at ma	ximum	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
ΉH	High-level input curr	ent	VCC = MAX,	V <sub>1</sub> = 2.4 V			40			40	μА
IIL	Low-level input curr	ent	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit	Any output except C4	V <sub>CC</sub> = MAX		-20		-55	-18		55	<u> </u>
.08	output current §	Output C4	1 VCC - WAA		-20		-70	-18		-70	mA ·
¹cc	Supply current		V <sub>CC</sub> = MAX,	All B low, other inputs at 4.5 V		56			56		
,00	Copply Cullent		Outputs open	All inputs at 4.5 V		66	99		66	110	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER 9	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	СО	A 5			14	21	
tPHL_		Any Σ	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω,		12	21	ns
<sup>t</sup> PLH	A <sub>i</sub> or B <sub>i</sub>	Σ.	See Note 3		16	24	
<sup>t</sup> PHL	A101 B1 ,	$\Sigma_{i}$			16	24	ns
tPLH .	· C0	C4			9	14	
<sup>t</sup> PHL	1	C4	CL = 15 pF, RL = 780 Ω,		11.	16	ns
<sup>t</sup> PLH	A. or B.	i or Bi C4	See Note 3		9	14	
tPHL.	7 7 7 6				11	16	ns

 $<sup>\</sup>P_{tPLH}$  = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Sonly one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

## recommended operating conditions

	S	N54LS2	83	SI	174LS2	83	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			400	μА
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMET		700	T CONDITIO	auc†	SI	154LS2	83	SI	N74LS2	83	····
	PARAMET	EH	1 E 8	ST CONDITIO	NS'	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level input v	oltage				2			2			V
VIL	Low-level input v	oltage						0.7			0.8	٧
VIK	Input clamp volta	age	V <sub>CC</sub> = MIN,	1 <sub>j</sub> = -18 mA				-1.5			-1.5	٧
Voн	High-level output	voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA		VIL = VIL max,	2.5	3.4		2.7	3.4		v
Voi	Low-level output	voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	, , ,
VOL	Low-level output	Vortage	VıL = VıL max		IOL = 8 mA					0.35	0.5	V
	Input current at maximum	Any A or B	V MAY	V - 7V				0.2			0.2	
11	input voltage	СО	V <sub>CC</sub> = MAX,	V  = / V				0.1			0.1	mA
1	High-level	Any A or B	V MAY	V -07V				40			40	
ЧН	input current	CO	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ
Ī	Low-level	Any A or B	V <sub>CC</sub> = MAX,	V. = 0.4.V			-	-0.8			-0.8	
11L	input current	CO	VCC - MAA,	V  - 0,4 V				-0.4			-0.4	mA
los	Short-circuit out	out current§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
					All inputs grounded		22	39		22	39	
Icc	Supply current		V <sub>CC</sub> = MAX, Outputs open		All B low, other inputs at 4.5 V		19	34		19	34	mA
					All inputs at 4.5 V		19	34		19	34	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	CO	Any Σ				16	24	
<sup>t</sup> PHL		Any 2				15	24	ns
tPLH .	A <sub>i</sub> or B <sub>i</sub>	2.	1			15	24	
<sup>t</sup> PHL	7,0,5,	$\Sigma_{i}$	$C_L = 15 pF$ ,	$R_L = 2 k\Omega$ ,		15	24	ns
tPLH .	CO	C4	See Note 3			11	17	
tPHL.		<u>س</u>				11	22	ns
<sup>†</sup> PLH	A <sub>i</sub> or B <sub>i</sub>	C4	1			11	17	
tPHL:	7 7 5 6	~				12	17	ns

<sup>¶</sup>tpLH = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

<sup>§</sup>Only one output should be shorted at a time and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

## recommended operating conditions

			SN54S28	3	I.	SN74S283	3	J
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
	Any output except C4			-1			-1	mA
High-level output current, IOH	Output C4			-500			-500	μΑ
	Any output except C4			20			20	
Low-level output current, IOL	Output C4			10			10	
Operating free-air temperature,	TA	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			TEST CO	ONDITIONS†	MIN	TYPŤ	MAX	UNIT
VIH	High-level input vo	itage				2			V
VIL	Low-level input vo	ltage						8.0	V
VIK	Input clamp voltag	je		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2	v
	11:	-44	SN54S283	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	2.5	3.4		T
VOH	High-level output	voitage	SN74S283	V <sub>1</sub> L = 0.8 V,	I <sub>OH</sub> = MAX	2.7	3.4		†
VOL	Low-level output v	oltage/		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = MAX			0.5	v
ħ	Input current at m input voltage	aximum		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1	mA
<sup>†</sup> ІН	High-level input cu	irrent		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			50	μА
IIL	Low-level input cu	rrent		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V		***************************************	-2	mA
1	Short-circuit	Any outp	ut except C4	1/ - 1/A V		-40		-100	<u> </u>
los	output current§	Output C	4	VCC = MAX		-20		-100	mA mA
loo	Supply current			V <sub>CC</sub> = MAX,	All B low, other inputs at 4.5 V		80		
¹cc	Supply current			Outputs open	All inputs at 4.5 V		95	160	mA mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	CO	A 53			11	18	
ФНL		Any Σ	$C_{L} = 15 pF$ , $R_{L} = 280 \Omega$ ,		12	18	ns
ФLН	A. or P.	5.	See Note 3		12	18	
tPHL	A <sub>i</sub> or B <sub>i</sub>	Σί			11.5	18	ns ns
tPLH .	CO	C4			6	11	
tРHL.		C4	$C_{L} = 15 pF, R_{L} = 560 \Omega,$		7.5	11	ns
tPLH .	A. or B.	C4	See Note 3		7.5	12	
tPHL	A <sub>i</sub> or B <sub>i</sub>				8.5	12	ns

 $<sup>\</sup>P_{tPLH}$  = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>\</sup>dagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output





15-Apr-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-7604301VEA	ACTIVE	CDIP	J	16	25	TBD	A42	N / A for Pkg Type		5962-7604301VE A SNV54LS283J	Samples
76043012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76043012A SNJ54LS 283FK	Samples
7604301EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604301EA SNJ54LS283J	Samples
7604301FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604301FA SNJ54LS283W	Samples
JM38510/31202BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31202BEA	Samples
JM38510/31202BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31202BFA	Samples
M38510/31202BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31202BEA	Samples
M38510/31202BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31202BFA	Samples
SN54LS283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS283J	Samples
SN54S283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S283J	Samples
SN74LS283D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS283	Samples
SN74LS283N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS283N	Samples
SN74LS283NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS283N	Samples
SN74LS283NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS283	Samples
SN74S283N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S283N	Samples
SNJ54LS283FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76043012A SNJ54LS 283FK	Samples



## PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ54LS283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604301EA SNJ54LS283J	Samples
SNJ54LS283W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604301FA SNJ54LS283W	Samples
SNJ54S283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S283J	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

15-Apr-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS283, SN54LS283-SP, SN54S283, SN74LS283, SN74S283:

Catalog: SN74LS283, SN54LS283, SN74S283

• Military: SN54LS283, SN54S283

• Space: SN54LS283-SP

www.ti.com

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


# PACKAGE MATERIALS INFORMATION


14-Jul-2012 www.ti.com


**TAPE DIMENSIONS** 

## TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS283NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LS283NSR	SO	NS	16	2000	367.0	367.0	38.0	

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.