











SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00

SDLS025D - DECEMBER 1983-REVISED MAY 2017

SNx400, SNx4LS00, and SNx4S00 Quadruple 2-Input Positive-NAND Gates

Features

- Package Options Include:
 - Plastic Small-Outline (D, NS, PS)
 - Shrink Small-Outline (DB)
 - Ceramic Flat (W)
 - Ceramic Chip Carriers (FK)
 - Standard Plastic (N)
 - Ceramic (J)
- Also Available as Dual 2-Input Positive-NAND Gate in Small-Outline (PS) Package
- Inputs Are TTL Compliant; V_{IH} = 2 V and $V_{II} = 0.8 \text{ V}$
- Inputs Can Accept 3.3-V or 2.5-V Logic Inputs
- SN5400, SN54LS00, and SN54S00 are Characterized For Operation Over the Full Military Temperature Range of -55°C to 125°C

2 Applications

- **AV Receivers**
- Portable Audio Docks
- Blu-Ray Players
- Home Theater
- MP3 Players or Recorders
- Personal Digital Assistants (PDAs)

3 Description

The SNx4xx00 devices contain four independent, 2-input NAND gates. The devices perform the Boolean function $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LS00DB	SSOP (14)	6.20 mm × 5.30 mm
SN7400D, SN74LS00D, SN74S00D	SOIC (14)	8.65 mm × 3.91 mm
SN74LS00NSR	PDIP (14)	19.30 × 6.35 mm
SNJ5400J, SNJ54LS00J, SNJ54S00J	CDIP (14)	19.56 mm × 6.67 mm
SNJ5400W, SNJ54LS00W, SNJ54S00W	CFP (14)	9.21 mm × 5.97 mm
SN54LS00FK, SN54S00FK	LCCC (20)	8.89 mm × 8.89 mm
SN7400NS, SN74LS00NS, SN74S00NS	SO (14)	10.30 mm × 5.30 mm
SN7400PS, SN74LS00PS	SO (8)	6.20 mm × 5.30 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram, Each Gate (Positive Logic)







Table of Contents

1	Features 1		8.1 Overview	10
2	Applications 1		8.2 Functional Block Diagram	10
3	Description 1		8.3 Feature Description	10
4	Revision History2		8.4 Device Functional Modes	10
5	Pin Configuration and Functions	9	Application and Implementation	11
6	Specifications4		9.1 Application Information	11
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	<mark>11</mark>
	6.2 ESD Ratings: SN74LS00	10	Power Supply Recommendations	12
	6.3 Recommended Operating Conditions	11	Layout	13
	6.4 Thermal Information		11.1 Layout Guidelines	13
	6.5 Electrical Characteristics: SNx400		11.2 Layout Example	13
	6.6 Electrical Characteristics: SNx4LS00	12	Device and Documentation Support	14
	6.7 Electrical Characteristics: SNx4S00		12.1 Documentation Support	14
	6.8 Switching Characteristics: SNx4007		12.2 Related Links	14
	6.9 Switching Characteristics: SNx4LS007		12.3 Receiving Notification of Documentation Updat	es 14
	6.10 Switching Characteristics: SNx4S007		12.4 Community Resources	14
	6.11 Typical Characteristics 8		12.5 Trademarks	14
7	Parameter Measurement Information9		12.6 Electrostatic Discharge Caution	14
-	7.1 Propagation Delays, Setup and Hold Times, and		12.7 Glossary	14
	Pulse Width9	13	Mechanical, Packaging, and Orderable	
8	Detailed Description 10		Information	15
	•			

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision C (November 2016) to Revision D	Page
•	Changed Typical Application Diagram see Application and Implementation section	1
CI	hanges from Revision B (October 2003) to Revision C	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Changed Ordering Information table to Device Comparison Table; see Package Option Addendum at the end of the data sheet	
•	Changed Package thermal impedance, R _{θJA} , values in <i>Thermal Information</i> table From: 86°C/W To: 90.9°C/W (D), From: 96°C/W To: 102.8°C/W (DB), From: 80°C/W To: 54.8°C/W (N), and From: 76°C/W To: 89.7°C/W (NS)	6




5 Pin Configuration and Functions


SN5400 J, SN54xx00 J and W, SN74x00 D, N, and NS, or SN74LS00 D, DB, N, and NS Packages 14-Pin CDIP, CFP, SOIC, PDIP, SO, or SSOP Top View







SN54xx00 FK Package



Pin Functions

PIN							
NAME	CDIP, CFP, SOIC, PDIP, SO, SSOP	SO (SN74xx00)	CFP (SN5400)	LCCC	I/O	DESCRIPTION	
1A	1	1	1	2	1	Gate 1 input	
1B	2	2	2	3	1	Gate 1 input	
1Y	3	3	3	4	0	Gate 1 output	
2A	4	6	6	6	1	Gate 2 input	
2B	5	7	7	8	1	Gate 2 input	
2Y	6	5	5	9	0	Gate 2 output	
3A	10	_	9	13	1	Gate 3 input	
3B	9	_	10	14	I	Gate 3 input	



Pin Functions (continued)

PIN							
NAME	CDIP, CFP, SOIC, PDIP, SO, SSOP	SO (SN74xx00)	CFP (SN5400)	LCCC	I/O	DESCRIPTION	
3Y	8	_	8	12	0	Gate 3 output	
4A	13	_	12	18	I	Gate 4 input	
4B	12	_	13	19	I	Gate 4 input	
4Y	11	_	14	16	0	Gate 4 output	
GND	7	4	11	10	_	Ground	
NC	_	_	_	1, 5, 7, 11, 15, 17	_	No connect	
V _{CC}	14	8	4	20	_	Power supply	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		МІ	N MAX	UNIT
Supply voltage, V _{CC} ⁽²⁾	oply voltage, V _{CC} ⁽²⁾			
Input voltage	SNx400 and SNxS400		5.5	V
input voitage	SNx4LS00	7 V 5.5 V 7 150 °C	V	
Junction temperature, T _J	•		150	°C
Storage temperature, T _{stg}		-6	5 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings: SN74LS00

			VALUE	UNIT
, Electrostatic	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±500	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT		
V	Supply voltage	SN54xx00	4.5	5	5.5	V		
V _{CC}	Supply voltage	SN74xx00	4.75	5	5.25	V		
V_{IH}	High-level input voltage		2			V		
V Law law diagram walkana		SNx400, SN7LS400, and SNx4S00			0.8	\/		
V _{IL}	Low-level input voltage	SN54LS00			0.7	V		
	Lligh lovel output ourrent	SN5400, SN54LS00, and SN74LS00			-0.4	A		
ІОН	High-level output current	SNx4S00			-1	mA		
		SNx400			16			
	Low lovel output ourrent	SN5LS400			4	A		
I _{OL}	Low-level output current	SN7LS400			8	mA		
		SNx4S00			20			

⁽²⁾ Voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance. ESD Tested on SN74LS00N package.





Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
T. 0	SN54xx00	-55	125	°C	
1 A	Operating free-air temperature	SN74xx00	0	70	



6.4 Thermal Information

		SN74LS00					
	THERMAL METRIC ⁽¹⁾⁽²⁾		DB (SSOP)	N (PDIP)	NS (SO)	UNIT	
		14 PINS	14 PINS	14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.9	102.8	54.8	89.7	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.9	53.3	42.1	48.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	48	53.4	34.8	50.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	18.6	16.5	26.9	16.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	47.8	52.9	34.7	49.8	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: SNx400

over operating free-air temperature range (unless otherwise noted)

PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IK}	$V_{CC} = MIN \text{ and } I_I = -1$	2 mA			-1.5	V
V _{OH}	$V_{CC} = MIN, V_{IL} = 0.8$	V, and $I_{OH} = -0.4 \text{ mA}$	2.4	3.4		V
V _{OL}	$V_{CC} = MIN, V_{IH} = 2 V,$	and I _{OL} = 16 mA		0.2	0.4	V
I _I	$V_{CC} = MAX \text{ and } V_I = 5$	$V_{CC} = MAX$ and $V_I = 5.5 V$			1	mA
I _{IH}	$V_{CC} = MAX \text{ and } V_I = 2$	$V_{CC} = MAX$ and $V_I = 2.4 \text{ V}$			40	μΑ
I _{IL}	$V_{CC} = MAX \text{ and } V_I = 0$).4 V			-1.6	mA
1	\/ NAA\/	SN5400	-20		-55	A
los	V _{CC} = MAX		-18		-55	mA
Іссн	$V_{CC} = MAX \text{ and } V_I = 0$	V _{CC} = MAX and V _I = 0 V		4	8	mA
I _{CCL}	$V_{CC} = MAX \text{ and } V_I = 4$	1.5 V		12	22	mA

6.6 Electrical Characteristics: SNx4LS00

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IK}	$V_{CC} = MIN \text{ and } I_I = -18 \text{ m/s}$	4			-1.5	V
V _{OH}	V _{CC} = MIN, V _{IL} = MAX, and	d I _{OH} = -0.4 mA	2.5	3.4		V
V	V _{CC} = MIN and V _{IH} = 2 V	I _{OL} = 4 mA		0.25	0.4	V
V_{OL}	$v_{CC} = will and v_{IH} = 2 v$	I _{OL} = 8 mA (SN74LS00)		0.35	0.5	V
I _I	$V_{CC} = MAX$ and $V_I = 7 V$	V _{CC} = MAX and V _I = 7 V			0.1	mA
I _{IH}	$V_{CC} = MAX$ and $V_I = 2.7 V$				20	μΑ
I _{IL}	$V_{CC} = MAX$ and $V_I = 0.4 V$				-0.4	mA
los	$V_{CC} = MAX$	V _{CC} = MAX			-100	mA
Іссн	$V_{CC} = MAX$ and $V_I = 0 V$	V _{CC} = MAX and V _I = 0 V		0.8	1.6	mA
I _{CCL}	$V_{CC} = MAX$ and $V_I = 4.5 V$			2.4	4.4	mA

6.7 Electrical Characteristics: SNx4S00

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IK}	V_{CC} = MIN and I_I = -18 mA			-1.2	V
V _{OH}	V_{CC} = MIN, V_{IL} = 0.8 V, and I_{OH} = -1 mA	2.5	3.4		V
V _{OL}	V_{CC} = MIN, V_{IH} = 2 V, and I_{OL} = 20 mA			0.5	V
I _I	V_{CC} = MAX and V_I = 5.5 V			1	mA
I _{IH}	V_{CC} = MAX and V_I = 2.7 V			50	μΑ
I _{IL}	V _{CC} = MAX and V _I = 0.5 V			-2	mA

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



Electrical Characteristics: SNx4S00 (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{OS}	V _{CC} = MAX	-40		-100	mA
Іссн	V _{CC} = MAX and V _I = 0 V		10	16	mA
I _{CCL}	$V_{CC} = MAX$ and $V_I = 4.5 V$		20	36	mA

6.8 Switching Characteristics: SNx400

 $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and over operating free-air temperature range (unless otherwise noted). See Figure 2.

-CC - 1, 1A, 1			(-			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A or B	V	$R_1 = 400 \Omega$ and $C_1 = 15 pF$		11	22	
t_{PHL}	AUID	T	$R_L = 400 \Omega$ and $G_L = 15 \text{ pF}$		7	15	ns

6.9 Switching Characteristics: SNx4LS00

 $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and over operating free-air temperature range (unless otherwise noted). See Figure 2.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A or D	V	D 21/0 and C 15 nF		9	15	20
t _{PHL}	A or B	Y $R_L = 2 k\Omega$ and $C_L = 15 pF$			10	15	ns

6.10 Switching Characteristics: SNx4S00

 $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and over operating free-air temperature range (unless otherwise noted). See Figure 2.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	A or D	$R_L = 280 \Omega$ and $C_L = 15$			3	4.5	
^t PLH	A or B	ř	R_L = 280 Ω and C_L = 50 pF		4.5		
	A == D	V	R_L = 280 Ω and C_L = 15 pF		3	5	ns
T _{PHL}	A or B	Y	R_L = 280 Ω and C_L = 50 pF		5		



6.11 Typical Characteristics

 $C_L = 15 pF$





Figure 1. T_{PHL} (Across Devices)



7 Parameter Measurement Information

7.1 Propagation Delays, Setup and Hold Times, and Pulse Width



- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \,\Omega$; t_Γ and $t_f \leq$ 7 ns for Series 54/74 devices and t_Γ and $t_f \leq$ 2.5 ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SNx4xx00 devices are quadruple, 2-input NAND gates which perform the Boolean function $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

8.2 Functional Block Diagram



8.3 Feature Description

The operating voltage of SN74xx00 is from 4.75-V to 5.25-V V_{CC} . The operating voltage of SN54xx00 is from 4.5-V to 5.5-V V_{CC} . The SN54xx00 devices are rated from –55°C to 125°C whereas SN74xx00 device are rated from 0°C to 70°C.

8.4 Device Functional Modes

Table 1 lists the functions of the devices.

Table 1. Functional Table (Each Gate)

INP	OUTPUT	
Α	В	Υ
Н	Н	L
L	X	Н
X	L	Н



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SNx4xx00 devices are quadruple, 2-input NAND gate. A typical application of NAND gate can be as an error indicator as shown in Figure 3. If either of the sensor has an error, the error flag is high to indicate system error.

9.2 Typical Application




Figure 3. Typical Application Diagram

9.2.1 Design Requirements

These devices use BJT technology and have unbalanced output drive with I_{OL} and I_{OH} specified as per the *Recommended Operating Conditions*.

9.2.2 Detailed Design Procedure

- Recommended Input Conditions:
 - The inputs are TTL compliant.
 - Because the base-emitter junction at the inputs breaks down, no voltage greater than 5.5 V must be applied to the inputs.
 - Specified high and low levels: See V_{IH} and V_{IL} in Recommended Operating Conditions.
- Recommended Output Conditions:
 - No more than one output must be shorted at a time as per the *Electrical Characteristics: SNx400* for thermal stability and reliability.
 - For high-current applications, consider thermal characteristics of the package listed in *Thermal Information*.



Typical Application (continued)

9.2.3 Application Curve

 $C_L = 15 pF$




Figure 4. T_{PLH} (Across Devices)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions* for each of the SNx4LS00, SNx4S00, and SNx400 devices.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended; if there are multiple V_{CC} pins, then 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and a 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.



11 Layout

11.1 Layout Guidelines

When using multiple bit logic, devices inputs must never float.

Devices with multiple-emitter inputs (SN74 and SN74S series) need special care. Because no voltage greater than 5.5 V must be applied to the inputs (if exceeded, the base-emitter junction at the inputs breaks down), the inputs of these devices must be connected to the supply voltage, V_{CC} , through series resistor, R_S (see Figure 5). This resistor must be dimensioned such that the current flowing into the gate or gates, which results from overvoltage, does not exceed 1 mA. However, because the high-level input current of the circuits connected to the gate flows through this resistor, the resistor must be dimensioned so that the voltage drop across it still allows the required high level. Equation 1 and Equation 2 are for dimensioning resistor, R_S , and several inputs can be connected to a high level through a single resistor if the following conditions are met.

$$R_{S(min)} \frac{V_{CCP} 5.5 \text{ V}}{1 \text{ mA}}$$

$$R_{S(max)} \frac{V_{CC(min)} 2.4 \text{ V}}{n \text{ I}_{IH}}$$
(1)

where

- n = number of inputs connected
- I_{IH} = high input current (typical 40 μA)
- V_{CC(min)} = minimum supply voltage, V_{CC}
- V_{CCP} = maximum peak voltage of the supply voltage, V_{CC} (about 7 V) (2)

11.2 Layout Example




Figure 5. Series Resistor Connected to Unused Inputs of Multiple-Emitter Transistors



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Designing With Logic (SDYA009)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN5400	Click here	Click here	Click here	Click here	Click here
SN54LS00	Click here	Click here	Click here	Click here	Click here
SN54S00	Click here	Click here	Click here	Click here	Click here
SN7400	Click here	Click here	Click here	Click here	Click here
SN74LS00	Click here	Click here	Click here	Click here	Click here
SN74S00	Click here	Click here	Click here	Click here	Click here

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1983–2017, Texas Instruments Incorporated





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
JM38510/00104BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 00104BCA	Samples
JM38510/00104BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 00104BDA	Samples
JM38510/07001BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07001BCA	Samples
JM38510/07001BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07001BDA	Samples
JM38510/30001B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30001B2A	Samples
JM38510/30001BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30001BCA	Samples
JM38510/30001BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30001BDA	Samples
JM38510/30001SCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30001S CA	Samples
JM38510/30001SDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30001S DA	Samples
M38510/00104BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 00104BCA	Samples
M38510/00104BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 00104BDA	Samples
M38510/07001BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07001BCA	Samples
M38510/07001BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07001BDA	Samples
M38510/30001B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30001B2A	Samples
M38510/30001BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30001BCA	Samples
M38510/30001BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30001BDA	Samples
M38510/30001SCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30001S CA	Samples





www.ti.com

24-Aug-2018

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
M38510/30001SDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30001S DA	Samples
SN5400J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN5400J	Samples
SN54LS00J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS00J	Samples
SN54S00J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S00J	Samples
SN7400D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7400	Samples
SN7400DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7400	Samples
SN7400N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN7400N	Samples
SN7400NE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN7400N	Samples
SN74LS00D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS00	Samples
SN74LS00DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS00	Samples
SN74LS00DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS00	Samples
SN74LS00DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS00	Samples
SN74LS00DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS00	Samples
SN74LS00N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS00N	Samples
SN74LS00NE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS00N	Samples
SN74LS00NSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS00	Samples
SN74LS00NSRG4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS00	Samples
SN74LS00PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS00	Samples





www.ti.com 24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS00PSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	0 to 70	LS00	Samples
SN74S00D	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S00	
SN74S00DE4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S00	
SN74S00N	NRND	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S00N	
SNJ5400J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5400J	Samples
SNJ5400W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5400W	Samples
SNJ54LS00FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS00FK	Samples
SNJ54LS00J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS00J	Samples
SNJ54LS00W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS00W	Samples
SNJ54S00FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 00FK	Samples
SNJ54S00J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S00J	Samples
SNJ54S00W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S00W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





24-Aug-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN5400, SN54LS00, SN54LS00-SP, SN54S00, SN7400, SN74LS00, SN74S00:

• Catalog: SN7400, SN74LS00, SN54LS00, SN74S00

Military: SN5400, SN54LS00, SN54S00

Space: SN54LS00-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2018

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

I	Device	Package	SPQ	Reel	Reel	Α0	В0	K0	P1	W	Pin1		
		Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
	SN74LS00DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
	SN74LS00NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 20-Dec-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS00DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS00NSR	SO	NS	14	2000	367.0	367.0	38.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated